Question

Notify Me Bookmark

Design the above circuit to provide an output current of 100uA. Use VDD = 1.3V, and assume the PMOS transistor to be identical and have upCox = 128uA/V^2, Vtp = -0.4V, and |VA| = 3V. The current source is to have Vov = 0.2V, and specify the values of transistor W/L ratios and VG3 and VG4. What is the highest allowable voltage at the output? What is the value of Ro?

Design the above circuit to provide an output current of 100uA. Use VDD = 1.3V, and assume the PMOS transistor to be identical and have upCox = 128uA/V^2, Vtp = -0.4V, and |VA| = 3V. The current source is to have Vov = 0.2V, and specify the values of transistor W/L ratios and VG3 and VG4. What is the highest allowable voltage at the output? What is the value of Ro?

Image text
Design the above circuit to provide an output current of 100uA. Use VDD = 1.3V, and assume the PMOS transistor to be identical and have upCox = 128uA/V^2, Vtp = -0.4V, and |VA| = 3V. The current source is to have Vov = 0.2V, and specify the values of transistor W/L ratios and VG3 and VG4. What is the highest allowable voltage at the output? What is the value of Ro?

Detailed Answer

1 0

Please enter your email here. You will get email when this question is answered by our tutor.

Answer
Doubtrix Logo

This Problem has been solved!

You'll get a detailed, step-by-step and expert verified solution.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Login Sign Up
  • Student Reviews:
  • (1)

Similar/Related Questions

Design the circuit of Fig. 7.10 to provide an output current of 100 uA. Use VDD = 3.3 V, and assume the PMOS transistors to have upCox = 60 uA/V^2, Vtp = -0.8 V, and | VA| = 5 V. The current source is to have the widest possible signal swing at its output. Design for Vov = 0.2 V, and specify the values of the transistor W/L ratios and of VG3 and VG4. What is the highest allowable voltage at the output? What is the value of Ro?

Solution
1 0

(20 points) The cascode current source shown below utilizes two identical PMOS transistors with VDD = 1.8 V, Vtp = −0.5 V, VA′ = −6 V/μm, and μpCox = 100 μA/V2. Design the circuit to obtain I = 50 μA and Ro = 1 MΩ and to allow for the maximum possible voltage swing at the output terminal of the current source. Utilize |Vov| = 0.2 V. (a) Specify the required values of the dc bias voltages VG1 and VG2. [ 5 points] (b) What is the maximum allowable voltage at the output? [5 points] (c) Specify the values of W/L and L for Q1 and Q2. [10 points ]

Solution
0 0

For the amplifier below, following design information is provided: VDD = 3.3 V, R = 2.4 kΩ, ISS = 1.8 mA, k1 = k2 = 5 mA/V2, VTH,1 = VTH,2 = 0.5 V, λ = 0.1 V−1, γ = 0, ki′ = μ0Cox, ki = μ0 Cox(W L)i. Assume that both transistors are identical and in the saturation region. Finally, NMOS and PMOS bulk terminals are connected to the ground and VDD, respectively. a) What is the DC bias voltage for M1 and M2 given that the voltage drop across ISS is 0.4 V ? You can neglect the channel length modulation, here. Check that the transistors are in the correct operation-mode. b) The resistors will be realized using identical PMOS transistors M3 and M4. If the transistors to be used will have k3 = k4 = 1.5 mA/V2, what will be their overdrive voltages? Check that the transistors are in the correct operation-mode. c) What is the differential voltage gain AV,diff = Vout/Vid in dB ? d) ISS will be realized as a cascode current source. Assume that the voltage drop of 0.4 V is equally shared by the two transistors, M5 and M6 having k5′ = k6′ = 0.5 mA/V2 and VTH, 5 = VTH, 6 = 0.5 V. Assuming the gate voltages of both transistors are 1 V, find the W/L ratios of each device. Once again, you can neglect the channel length modulation here. e) Considering (d), how would the W/L ratios qualitatively change (increase/decrease/stays the same), if γ > 0 ? Explain your reasoning analytically, i. e. , using appropriate equations. f) Using the cascode current source, calculate the common-mode gain of the circuit AV, CM = Vout /Vin in dB, where Vin . s applied to the gates of both M1 and M2. Assume λ = 0.1 V−1 for M5 and M6. g) Calculate the CMRR of the circuit in dB.
Solution
0 0