Question

Notify Me Bookmark

Design the circuit below to obtain a dc voltage of 0 V at each of the drains of Q1 and Q2 when vG1 = vG2 = 0 V. Operate all transistors at VOV = 0.15 V and assume that for the process technology in which the circuit is fabricated, Vtn = 0.35 V and μnCox = 400 μA/V2. Ignore channel-length modulation. Determine the values of R, RD, and the W/L ratios of Q1, Q2, Q3, and Q4. What is the input common-mode voltage range for your design? Hint: The lower limit on VCM is determined by the need to keep Q3 operating in saturation and the upper limit on VCM is determined by the need to keep Q1 and Q2 in saturation.

Design the circuit below to obtain a dc voltage of 0 V at each of the drains of Q1 and Q2 when vG1 = vG2 = 0 V. Operate all transistors at VOV = 0.15 V and assume that for the process technology in which the circuit is fabricated, Vtn = 0.35 V and μnCox = 400 μA/V2. Ignore channel-length modulation. Determine the values of R, RD, and the W/L ratios of Q1, Q2, Q3, and Q4. What is the input common-mode voltage range for your design? Hint: The lower limit on VCM is determined by the need to keep Q3 operating in saturation and the upper limit on VCM is determined by the need to keep Q1 and Q2 in saturation.

Image text
Design the circuit below to obtain a dc voltage of 0 V at each of the drains of Q 1 and Q 2 when v G 1 = v G 2 = 0 V . Operate all transistors at VOV = 0.15 V and assume that for the process technology in which the circuit is fabricated, V t n = 0.35 V and μ n C o x = 400 μ A / V 2 . Ignore channel-length modulation. Determine the values of R , R D , and the W / L ratios of Q 1 , Q 2 , Q 3 , and Q4. What is the input common-mode voltage range for your design? Hint: The lower limit on VCM is determined by the need to keep Q 3 operating in saturation and the upper limit on VCM is determined by the need to keep Q 1 and Q 2 in saturation.

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

For the given circuit Vin1 = Vin2 = 0 V, Vout1 = Vout2 = 0.1 V. All transistors operate at Vov = 0.15 V and assume that Vth,n = 0.4 V and µnCox = 400 µA/V2, λ = 0.2 V-1 . a. Find the values of R, RD1 = RD2 = RD, and the W/L ratios of all transistors. Let’s consider a 10% increase in RD1 while keeping RD2 unchanged. b. Find the differential-mode gain (ADM) = (Vout1 - Vout2 / Vin1 - Vin2) and common-mode gain (ACM-DM) = (Vout1 - Vout2/Vcm). c. What is the input common-mode voltage range?
Solution
0 0

For an NMOS differential pair with a common-mode voltage VCM applied, as shown in Fig. 9.2, let VDD = VSS = 1.0 V, kn' = 0.4 mA/V^2, (W/L) 1,2 = 10, Vtn = 0.4 V, I = 0.16 mA, RD = 5kohm, and neglect channel-length modulation. (a) Find VOV and V GS for each transistor. (b) For V CM =0, find VS, ID1, ID2, VD1, VD2, and VO. (c) Repeat (b) for VCM = +0.4 V. (d) Repeat (b) for VCM = -0.1 V (e) What is the highest value of VCM for which Q1 and Q2 remain in saturation? (f) If current source I requires a minimum voltage of 0.2 V to operate properly, what is the lowest value allowed for VS and hence for VCM (g) What is the input common-mode range?
Solution
7 0

For the circuit shown in Figure 2, VDD = 5 V, and transistors M1 and M2 have properties µnCox = 200µA/V2, (W/L) = 10, Vt0 = 0.7 V, and λ = 0. You may neglect the body effect below, unless you are specifically asked to consider it. Figure 2. Circuit for Problem 2. a) Draw the circuit above, and label the drain, gate, source, and bulk nodes for both transistors, using labels VD1, VG1, VS1, and VB1 for the drain, gate, source, and bulk nodes of device M1, respectively, and similarly for M2. In total, there should be 8 labels in your schematic. For this part, assume the transistors are in saturation. b) Determine the valid input range for the circuit under consideration; that is, determine the range on the input voltage Vin such that transistors M1 and M2 are operating in the saturation region. Note that, in your analysis, you are not constrained to Vin values between 0 V and VDD, inclusive; e.g., if Vin = 100 V keeps both of the transistors in saturation, then Vin = 100 V should be included in your range of valid input voltages. Your answer to this part should take the form Vin,low ≤ Vin ≤ Vin,high ; hopefully, it is obvious that you are being asked to provide numerical answers for the lower- and upper-bounds Vin,low and Vin,high , respectively. c) For the valid input range that you determined in part (b), determine the corresponding output voltage range; that is, determine Vout,low ≤ Vout ≤ Vout,high when the input is constrained to Vin,low ≤ Vin ≤ Vin,high. . As before, you should report numerical values for the lower- and upper-bounds Vout,low and Vout,high, , respectively. d) Determine the "on voltage" VON2 (or, as in the Sedra/Smith textbook, the "overdrive voltage") and drain current ID2 of transistor M2 over the range of valid input voltages. Also, determine the drain current ID1 of M1 over the valid input range. e) If you were to consider it, would any of the transistors in the circuit above be affected by the body effect? If "yes," then list the device (or, devices, as the case may be). Qualitatively speaking, how would your answers to parts (b) and (c) change if you were to take the body effect into account? Explain your reasoning.
Solution
0 0