Question

Notify Me Bookmark

Design the differential protection for a three phase, 50Hz Transformer with the following name plate. MVA 300, 20kV/400kV, 50Hz, delta-star.

Design the differential protection for a three phase, 50Hz Transformer with the following name plate. MVA 300, 20kV/400kV, 50Hz, delta-star

Image text
Design the differential protection for a three phase, 50Hz Transformer with the following name plate. MVA 300, 20kV/400kV, 50Hz, delta-star.

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

Design the circuit in Figure 1 for maximum swing such that the reference current that flows through R1 is 2 mA, and ID1 = ID2 = 1mA. Use the ALD1101 and ALD1102 MOSFET transistors for your design. VDD = −Vss = 5 V. Report the following: 1. R 2. Vov for all transistors. 3. The required DC common mode voltage at the gates of Q1 and Q2. Design for maximum swing. 4. Ad, the differential gain. Part 2 Simulate the circuit in LTSpice. Does the simulation show the same reference current and gain as the expectations from the hand calculations? To check the gain, apply a small sine wave to Vid1 with a DC offset equal to the DC common mode signal and compare the amplitudes of the input and output waves. A suitable sine wave input would be 10mV amplitude at 1KHz.

Design the circuit in Figure 1 for maximum swing such that the reference current that flows through R1 is 2 mA, and ID1 = ID2 = 1mA. Use the ALD1101 and ALD1102 MOSFET transistors for your design. VDD = −Vss = 5 V. Report the following: 1. R 2. Vov for all transistors. 3. The required DC common mode voltage at the gates of Q1 and Q2. Design for maximum swing. 4. Ad, the differential gain. Part 2 Simulate the circuit in LTSpice. Does the simulation show the same reference current and gain as the expectations from the hand calculations? To check the gain, apply a small sine wave to Vid1 with a DC offset equal to the DC common mode signal and compare the amplitudes of the input and output waves. A suitable sine wave input would be 10mV amplitude at 1KHz.
Solution
1 0

Design (choose RE) the following BJT differential amplifier for a differential gain where the output is taken single-ended with common mode input (vo1/vid), so that, Adc = −1/2[gmRc] = −10 V/V. The resistance Rc = R1 = R2 = 1K. VBEon = 1 V and β = 100. Find the differential gain Ad and the dB CMRR (Adc/Ad). Assume V1=V2 =0V.

Solution
0 0

16.49 Consider a four-input CMOS NOR logic gate. Determine the W/L ratios of the transistors to provide for symmetrical switching based on the CMOS inverter design with (W/L)n = 2 and (W/L)p = 4. (b) If the load capacitance of the NOR gate doubles, determine the required W/L ratios to provide the same switching speed as the logic gate in part (a). 16.50 Repeat Problem 16.49 for a four-input CMOS NAND logic gate. 16.51 Repeat Problem 16.49 for a three-input CMOS NOR logic gate. 16.52 Repeat Problem 16.49 for a three-input CMOS NAND logic gate.
Solution
0 0