Question

Notify Me Bookmark

Diff-Amp: The PMOS transistors within the diff-amp in Fig 2 are designed to have gm = 1.5 mA/V at 120 uA. The drain resistors are designed at 12 kohm. Finally, the current mirror of 1( b) is used as the tail current. a. Calculate the differential-mode gain of the circuit. b. Calculate the common-mode gain of the circuit. c. Calculate the minimum Vdd that this circuit can support for an input common-mode voltage of 1.8 V, including body effects. Fig. 2

Diff-Amp: The PMOS transistors within the diff-amp in Fig 2 are designed to have gm = 1.5 mA/V at 120 uA. The drain resistors are designed at 12 kohm. Finally, the current mirror of 1( b) is used as the tail current. a. Calculate the differential-mode gain of the circuit. b. Calculate the common-mode gain of the circuit. c. Calculate the minimum Vdd that this circuit can support for an input common-mode voltage of 1.8 V, including body effects. Fig. 2

Image text
Diff-Amp: The PMOS transistors within the diff-amp in Fig 2 are designed to have gm = 1.5 mA/V at 120 uA. The drain resistors are designed at 12 kohm. Finally, the current mirror of 1( b) is used as the tail current. a. Calculate the differential-mode gain of the circuit. b. Calculate the common-mode gain of the circuit. c. Calculate the minimum Vdd that this circuit can support for an input common-mode voltage of 1.8 V, including body effects. Fig. 2

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Login Sign Up

Similar/Related Questions

For the amplifier below, following design information is provided: VDD = 3.3 V, R = 2.4 kΩ, ISS = 1.8 mA, k1 = k2 = 5 mA/V2, VTH,1 = VTH,2 = 0.5 V, λ = 0.1 V−1, γ = 0, ki′ = μ0Cox, ki = μ0 Cox(W L)i. Assume that both transistors are identical and in the saturation region. Finally, NMOS and PMOS bulk terminals are connected to the ground and VDD, respectively. a) What is the DC bias voltage for M1 and M2 given that the voltage drop across ISS is 0.4 V ? You can neglect the channel length modulation, here. Check that the transistors are in the correct operation-mode. b) The resistors will be realized using identical PMOS transistors M3 and M4. If the transistors to be used will have k3 = k4 = 1.5 mA/V2, what will be their overdrive voltages? Check that the transistors are in the correct operation-mode. c) What is the differential voltage gain AV,diff = Vout/Vid in dB ? d) ISS will be realized as a cascode current source. Assume that the voltage drop of 0.4 V is equally shared by the two transistors, M5 and M6 having k5′ = k6′ = 0.5 mA/V2 and VTH, 5 = VTH, 6 = 0.5 V. Assuming the gate voltages of both transistors are 1 V, find the W/L ratios of each device. Once again, you can neglect the channel length modulation here. e) Considering (d), how would the W/L ratios qualitatively change (increase/decrease/stays the same), if γ > 0 ? Explain your reasoning analytically, i. e. , using appropriate equations. f) Using the cascode current source, calculate the common-mode gain of the circuit AV, CM = Vout /Vin in dB, where Vin . s applied to the gates of both M1 and M2. Assume λ = 0.1 V−1 for M5 and M6. g) Calculate the CMRR of the circuit in dB.
Solution
0 0

To improve the performance of the differential amplifier shown in Figure Q1, the biasing current source is replaced by a Widlar current source. The collector resistors are replaced by a current mirror formed by the matched bipolar transistors Qs and Q6, and the bipolar transistors Q1 and Q2 are replaced by the matched field-effect transistors M1 and M2. A single-sided output at the drain terminal of M2 is used. The transistor parameters for the bipolar transistors are: β = 100, VBE (on) = VEB(on) = 0.7 V, and VA = 100 V. The transistor parameters for M1 and M2 are: Kn = 0.15 mA/V2, VT N = 0.8 V, λ = 0.01 V-1 . The improved differential amplifier is shown in Figure Q2. (a) Determine the quiescent voltages and currents of M1 and M2 when v1 = v2 = 0. (4 marks) (b) Design the value of resistor RE such that IQ = 0.1 mA. (2 marks) (c) Determine the maximum and minimum common-mode voltages that can be applied to v1 and v2. (3 marks) (d) Determine the percentage change in IQ when the common-mode voltage applied to v1 and v2 changes from the maximum to the minimum value obtained in part (c). (5 marks) (c) Define vd = v1 - v2, determine the differential-mode voltage gain Ad of the improved differential amplifier.
Solution
0 0

Consider the MOSFET differential amplifier shown below, with IO = 2 mA, and RL = 10 kΩ, RSS = 100 kΩ, VDD = +8 V and VSS = −8 V. The NMOS transistors in the circuit are nominally identical, with kn = 2 mA/V2, VTnn = 1.0 V and ro = 100 kΩ. The PMOS transistors in the circuit are nominally identical, with kp = 2 mA/V2, |VTp| = 1.0 V and ro = 100 kΩ. a) First consider the DC bias point. Assuming that the current mirror requires at least IV (across Io source) in order to operate, what are the maximum and minimum common-mode DC input voltages (V1 = V2) over which the differential amplifier can operate with both transistors in saturation mode? b) Consider ac small signal operation for differential input (v1 = +Δv/2 and v2 = −Δv/2) and the indicated output (v0 across RL). Find the overall voltage gain (v0/Δv), including sign. c) Find the input resistance and output resistance corresponding to this mode (output resistance is looking to left from capacitor). d) Next, consider ac small signal operation for common-mode input (v1 = v2 = Δv) and the indicated vo. Find the overall voltage gain ((vo/Δv) corresponding to this mode. e) Find the common-mode rejection ratio (CMRR).
Solution
0 0