Question

Notify Me Bookmark

Diode QuestionsIn a power supply, consider the following: A half-wave rectifier, Input voltage is A⋅Sin⁡(ωt) where A = 10 volts, and f = 60 Hz Turn-on voltage of the diode is 0.7 volt, Resistor RL = 100 Ω, Capacitor C = 1000 uF. Approximately Obtain: a) Mean value of the output voltage (Vout, Dropped on RL ). b) Maximum reversed voltage of the diode. c) Maximum variation of the output voltage (ΔV). Assume that RL changes to 500 Ω, recalculate a-c. (a) (b)

Diode QuestionsIn a power supply, consider the following: A half-wave rectifier, Input voltage is A⋅Sin⁡(ωt) where A = 10 volts, and f = 60 Hz Turn-on voltage of the diode is 0.7 volt, Resistor RL = 100 Ω, Capacitor C = 1000 uF. Approximately Obtain: a) Mean value of the output voltage (Vout, Dropped on RL ). b) Maximum reversed voltage of the diode. c) Maximum variation of the output voltage (ΔV). Assume that RL changes to 500 Ω, recalculate a-c. (a) (b)

Image text
Diode Questions
  1. In a power supply, consider the following:
  • A half-wave rectifier,
  • Input voltage is A ⋅ Sin ⁡ ( ω t ) where A = 10 volts, and f = 60 H z
  • Turn-on voltage of the diode is 0.7 volt,
  • Resistor R L = 100 Ω ,
  • Capacitor C = 1000 u F .
Approximately Obtain: a) Mean value of the output voltage (Vout, Dropped on R L ). b) Maximum reversed voltage of the diode. c) Maximum variation of the output voltage ( Δ V ) .
Assume that R L changes to 500 Ω , recalculate a-c. (a) (b)

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

Consider the full-wave diode rectifier circuit shown in the figure below. Assuming the input voltage is VAC = 170 sin⁡(120πt) the conduction angle of the diode is 32∘, and the load resistance RL = 500 Ω, and the capacitor CS = 100 μF. We assume that all components are ideal and neglect the voltage drop across the diodes. {For the questions below, please only state the value. No need to include the units in your answers}. (a) Estimate the peak-to-peak ripple voltage in the output voltage VR. [2 marks] (b) The average voltage. [2 marks] (c) The RMS voltage. [2 marks] (d) The form factor. [2 marks] (e) If the ripple voltage across the load resistance RL must not exceed 1 V peak to-peak, calculate the value of smoothing capacitance required. You may assume that the capacitor provides current to the load for each complete cycle of the rectified voltage. [4 marks]

Solution
0 0

QUESTION 3 This question examines large signal behaviour of transistor circuits (a) Assume that the MOSFET in Figure 3.1 is operating in saturation and is characterised by a threshold voltage, VT = 1 V. Assume that the parameter, K = 1 mA/V2 where the drain-source current in the MOSFET in saturation is given by equation (3.1). iDS(sat) = K2(vGS−VT)2 Show that the gate-source voltage, vGS, for the circuit shown in Figure 3.1 may be written in terms of the input voltage, vIN, and the output voltage vO, by equation ( 3.2 ): vGS = vINR2 R1+R2 + vOR1 R1+R2 Figure 3.1 (b) For the circuit shown in Figure 3.1, calculate the minimum possible value of output voltage, vO when vIN = 5 V assuming that the MOSFET is maintained in saturation. Assume Rl = R2 = 10 kΩ, and RL = 1 kΩ (c) For the circuit shown in Figure 3.1, determine the value of the constant voltage source, VS, if vO = 4 V when vIN = 5 V and all other circuit parameters are as descirbed in Q3, part (b).

Solution
0 0

Current Mirrors (35 points) This problem introduces current mirrors, which will be covered in more details in future lectures. Consider the circuit shown below (Figure 2). (W/L)1 = 1, (W/L)2 = 5, Rref = 50 kΩ, ignore channel length modulation unless otherwise stated. Assume L1 = L2 = 1 μm. Figure 2 a) (5 points) Assume RL = 10 kΩ. Calculate IL, the current flowing through RL. What is the current mirroring ratio ( IL over Iref , where Iref is the current through Rref )? We want the current mirror to provide a load-independent current as much as possible, so check that M2 is in saturation. b) (5 points) Determine the maximum RL and minimum VOut such that the current mirror still functions with the same current mirroring ratio you calculated in part a). Hint: for the current mirror to function as desired, transistor saturation should be maintained. c) (5 points) Channel length modulation introduces load-dependent errors in the mirroring ratio. Using λ = 0.1 V−1 for L = 1 μm, estimate the percentage error in the mirroring ratio. Here, set RL to its maximum value you got in part b ), and assume that we want the same IL as in parts a) and b). Hint: what should be the new VX and Iref ? d) (4 points) Compute the output resistance, Rout, , looking into the drain of M2. Use λ = 0.1 V−1 and assume the same IL as in parts a) through c). e) (5 points) Now consider redesigning the previous current mirror with source-degenerated transistors as shown in Figure 3. Ignore channel length modulation and body effect ( Assume bulk is tied to source). Transistor sizes remain the same, (WL)1 = 1 and (WL)2 = 5. This circuit has been designed to have the same Iref as in part a). What should the value of Rs2 be if we want the same current mirroring ratio as in a)? f) (5 points) Similarly to part b, determine the maximum RL and minimum VOut such that the current mirror still functions with the same current mirroring ratio as in part e). g) (4 points) Now compute the output resistance, Rout , looking into the drain of M2 (using λ = 0.1 V−1 ). Assume IL as used in parts e) and f ). h) (2 points) Comparing the minimum output voltage and the output resistance of these two current mirrors, comment on the advantages and disadvantages of using source degeneration in a current mirror. Figure 3 Current Mirrors (35 points) This problem introduces current mirrors, which will be covered in more details in future lectures. Consider the circuit shown below (Figure 2). (W/L)1 = 1, (W/L)2 = 5, Rref = 50 kΩ, ignore channel length modulation unless otherwise stated. Assume L1 = L2 = 1 μm. Figure 2 a) (5 points) Assume RL = 10 kΩ. Calculate IL, the current flowing through RL. What is the current mirroring ratio ( IL over Iref , where Iref is the current through Rref )? We want the current mirror to provide a load-independent current as much as possible, so check that M2 is in saturation. b) (5 points) Determine the maximum RL and minimum VOut such that the current mirror still functions with the same current mirroring ratio you calculated in part a). Hint: for the current mirror to function as desired, transistor saturation should be maintained. c) (5 points) Channel length modulation introduces load-dependent errors in the mirroring ratio. Using λ = 0.1 V−1 for L = 1 μm, estimate the percentage error in the mirroring ratio. Here, set RL to its maximum value you got in part b ), and assume that we want the same IL as in parts a) and b). Hint: what should be the new VX and Iref ? d) (4 points) Compute the output resistance, Rout, , looking into the drain of M2. Use λ = 0.1 V−1 and assume the same IL as in parts a) through c). e) (5 points) Now consider redesigning the previous current mirror with source-degenerated transistors as shown in Figure 3. Ignore channel length modulation and body effect ( Assume bulk is tied to source). Transistor sizes remain the same, (WL)1 = 1 and (WL)2 = 5. This circuit has been designed to have the same Iref as in part a). What should the value of Rs2 be if we want the same current mirroring ratio as in a)? f) (5 points) Similarly to part b, determine the maximum RL and minimum VOut such that the current mirror still functions with the same current mirroring ratio as in part e). g) (4 points) Now compute the output resistance, Rout , looking into the drain of M2 (using λ = 0.1 V−1 ). Assume IL as used in parts e) and f ). h) (2 points) Comparing the minimum output voltage and the output resistance of these two current mirrors, comment on the advantages and disadvantages of using source degeneration in a current mirror. Figure 3

Solution
0 0