Question

Notify Me Bookmark

Draw a supply independent current reference circuit using MOS current mirrors with ratio K and a resistor Rs. i. Calculate the output current Iout of your reference assuming K = 10, Rs = 10 kΩ, β = 100 μAV−2 and Vth = 0.7 V ii. Explain what variability you would expect in the current due to process parameters, mismatch and temperature.

Draw a supply independent current reference circuit using MOS current mirrors with ratio K and a resistor Rs. i. Calculate the output current Iout of your reference assuming K = 10, Rs = 10 kΩ, β = 100 μAV−2 and Vth = 0.7 V ii. Explain what variability you would expect in the current due to process parameters, mismatch and temperature.

Image text
Draw a supply independent current reference circuit using MOS current mirrors with ratio K and a resistor R s . i. Calculate the output current I out of your reference assuming K = 10 , R s = 10 k Ω , β = 100 μ A V − 2 and V th = 0.7 V ii. Explain what variability you would expect in the current due to process parameters, mismatch and temperature.

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

The figure below shows a circuit that consists of two BJTs. Both transistors Q1 and Q2 are constructed with similar geometry and design parameters. The supply voltage, Vcc = 7 V, and the value of the resistor, R, is 6.3 kohm. Assume all the transistors are biased in the active region with similar current gain, B = 100, and base-emitter voltage, VBE = 0.7 V. (a) State the type of the circuit shown above. [3 marks] (b) State one disadvantage of using BJT compared to MOSFET in this application. [3 marks] (c) Determine the collector current of transistor Q2. [5 marks] (d) Determine the collector current of transistor Q1. [4 marks] (e) Explain the cause of the mismatch between the input reference current, IR, and the output current, IC1. [5 marks] (f) Suggest a circuit topology that reduces the mismatch between the input reference current and the output current. Sketch and label the suggested circuit. Use only BJTs in your proposed circuit. [5 marks]
Solution
0 0

For the circuit shown in Figure 2, VDD = 5 V, and transistors M1 and M2 have properties µnCox = 200µA/V2, (W/L) = 10, Vt0 = 0.7 V, and λ = 0. You may neglect the body effect below, unless you are specifically asked to consider it. Figure 2. Circuit for Problem 2. a) Draw the circuit above, and label the drain, gate, source, and bulk nodes for both transistors, using labels VD1, VG1, VS1, and VB1 for the drain, gate, source, and bulk nodes of device M1, respectively, and similarly for M2. In total, there should be 8 labels in your schematic. For this part, assume the transistors are in saturation. b) Determine the valid input range for the circuit under consideration; that is, determine the range on the input voltage Vin such that transistors M1 and M2 are operating in the saturation region. Note that, in your analysis, you are not constrained to Vin values between 0 V and VDD, inclusive; e.g., if Vin = 100 V keeps both of the transistors in saturation, then Vin = 100 V should be included in your range of valid input voltages. Your answer to this part should take the form Vin,low ≤ Vin ≤ Vin,high ; hopefully, it is obvious that you are being asked to provide numerical answers for the lower- and upper-bounds Vin,low and Vin,high , respectively. c) For the valid input range that you determined in part (b), determine the corresponding output voltage range; that is, determine Vout,low ≤ Vout ≤ Vout,high when the input is constrained to Vin,low ≤ Vin ≤ Vin,high. . As before, you should report numerical values for the lower- and upper-bounds Vout,low and Vout,high, , respectively. d) Determine the "on voltage" VON2 (or, as in the Sedra/Smith textbook, the "overdrive voltage") and drain current ID2 of transistor M2 over the range of valid input voltages. Also, determine the drain current ID1 of M1 over the valid input range. e) If you were to consider it, would any of the transistors in the circuit above be affected by the body effect? If "yes," then list the device (or, devices, as the case may be). Qualitatively speaking, how would your answers to parts (b) and (c) change if you were to take the body effect into account? Explain your reasoning.
Solution
0 0

In Figure Q3, a voltage divider biased network for a CE amplifier circuit is shown. The transistor parameters are VBE(on) = 0.7 V, VCE(sat) = 0.2 V, β = 100, and VA = ∞. Figure Q3: CE Amplifier Bias Network (a) What is the advantage of emitter resistor RE ? (b) If VE is maintained at 1 V at the Q-point, estimate the maximum possible swing at the output terminal (vO). Justify your reasons. Determine a suitable DC value for collector voltage to be able to achieve the maximum swing. (c) What are VCEQ and ICQ ? (d) Determine values for R1 and R2. (e) A student has implemented this circuit on a breadboard to test the Q-point before applying AC input signal vI. Measurement results show that the collector voltage is equal to 25 V even though the values of R1, R2, and RE appear to be correct. What could be the reason(s) for this unexpected result? Explain where and what you would check in the circuit.

Solution
0 0