Question

Notify Me Bookmark

Draw the small-signal model for the circuit shown below. Exclude ro and gmb (body effect). Assume that the body terminal of both transistors is grounded. Simplify as much as possible but be sure to include all relevant capacitances.

Draw the small-signal model for the circuit shown below. Exclude ro and gmb (body effect). Assume that the body terminal of both transistors is grounded. Simplify as much as possible but be sure to include all relevant capacitances.

Image text
Draw the small-signal model for the circuit shown below. Exclude r 0 and g m b (body effect). Assume that the body terminal of both transistors is grounded. Simplify as much as possible but be sure to include all relevant capacitances.

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

Current Mirrors (35 points) This problem introduces current mirrors, which will be covered in more details in future lectures. Consider the circuit shown below (Figure 2). (W/L)1 = 1, (W/L)2 = 5, Rref = 50 kΩ, ignore channel length modulation unless otherwise stated. Assume L1 = L2 = 1 μm. Figure 2 a) (5 points) Assume RL = 10 kΩ. Calculate IL, the current flowing through RL. What is the current mirroring ratio ( IL over Iref , where Iref is the current through Rref )? We want the current mirror to provide a load-independent current as much as possible, so check that M2 is in saturation. b) (5 points) Determine the maximum RL and minimum VOut such that the current mirror still functions with the same current mirroring ratio you calculated in part a). Hint: for the current mirror to function as desired, transistor saturation should be maintained. c) (5 points) Channel length modulation introduces load-dependent errors in the mirroring ratio. Using λ = 0.1 V−1 for L = 1 μm, estimate the percentage error in the mirroring ratio. Here, set RL to its maximum value you got in part b ), and assume that we want the same IL as in parts a) and b). Hint: what should be the new VX and Iref ? d) (4 points) Compute the output resistance, Rout, , looking into the drain of M2. Use λ = 0.1 V−1 and assume the same IL as in parts a) through c). e) (5 points) Now consider redesigning the previous current mirror with source-degenerated transistors as shown in Figure 3. Ignore channel length modulation and body effect ( Assume bulk is tied to source). Transistor sizes remain the same, (WL)1 = 1 and (WL)2 = 5. This circuit has been designed to have the same Iref as in part a). What should the value of Rs2 be if we want the same current mirroring ratio as in a)? f) (5 points) Similarly to part b, determine the maximum RL and minimum VOut such that the current mirror still functions with the same current mirroring ratio as in part e). g) (4 points) Now compute the output resistance, Rout , looking into the drain of M2 (using λ = 0.1 V−1 ). Assume IL as used in parts e) and f ). h) (2 points) Comparing the minimum output voltage and the output resistance of these two current mirrors, comment on the advantages and disadvantages of using source degeneration in a current mirror. Figure 3 Current Mirrors (35 points) This problem introduces current mirrors, which will be covered in more details in future lectures. Consider the circuit shown below (Figure 2). (W/L)1 = 1, (W/L)2 = 5, Rref = 50 kΩ, ignore channel length modulation unless otherwise stated. Assume L1 = L2 = 1 μm. Figure 2 a) (5 points) Assume RL = 10 kΩ. Calculate IL, the current flowing through RL. What is the current mirroring ratio ( IL over Iref , where Iref is the current through Rref )? We want the current mirror to provide a load-independent current as much as possible, so check that M2 is in saturation. b) (5 points) Determine the maximum RL and minimum VOut such that the current mirror still functions with the same current mirroring ratio you calculated in part a). Hint: for the current mirror to function as desired, transistor saturation should be maintained. c) (5 points) Channel length modulation introduces load-dependent errors in the mirroring ratio. Using λ = 0.1 V−1 for L = 1 μm, estimate the percentage error in the mirroring ratio. Here, set RL to its maximum value you got in part b ), and assume that we want the same IL as in parts a) and b). Hint: what should be the new VX and Iref ? d) (4 points) Compute the output resistance, Rout, , looking into the drain of M2. Use λ = 0.1 V−1 and assume the same IL as in parts a) through c). e) (5 points) Now consider redesigning the previous current mirror with source-degenerated transistors as shown in Figure 3. Ignore channel length modulation and body effect ( Assume bulk is tied to source). Transistor sizes remain the same, (WL)1 = 1 and (WL)2 = 5. This circuit has been designed to have the same Iref as in part a). What should the value of Rs2 be if we want the same current mirroring ratio as in a)? f) (5 points) Similarly to part b, determine the maximum RL and minimum VOut such that the current mirror still functions with the same current mirroring ratio as in part e). g) (4 points) Now compute the output resistance, Rout , looking into the drain of M2 (using λ = 0.1 V−1 ). Assume IL as used in parts e) and f ). h) (2 points) Comparing the minimum output voltage and the output resistance of these two current mirrors, comment on the advantages and disadvantages of using source degeneration in a current mirror. Figure 3

Solution
0 0

In the circuit shown in Fig. 3, assume that transistors M1 A and M1 B are perfectly matched and that ro = ∞. The elements labeled Ix are ideal DC current sources. (a) Assume the two transistors are biased in the saturation region that the VGS of the transistors is known. Find expressions, in terms of component values and relevant transistor parameters, for the dc voltages and dc currents at the drain, gate, and source transistor terminals. (b) Draw the the differential-mode half-circuit small-signal schematic for this circuit. Then find the differential-mode gain Adm. (c) Draw the the common-mode half-circuit small-signal schematic for this circuit. Then find the common-mode gain Acm. Figure 3

Solution
0 0

Consider the circuit shown below. Assume that both of the transistors are matched, meaning: 1) Kn is the same for both devices M1 and M2, and is equal to 1 mA/V2; 2)VT = 0.5 V for both M1 and M2. Recall that K = Kn(W/L), where W is the length and L is the width of the MOSFET. Further assume that VDD = 3 V and VO is large enough that M2 operates in the saturation regime. a. In what mode does M1 operate and why? b. Find the relationship between IO and IREF in terms of the MOSFET parameters. c. Find VGS if IREF = 10 mA, WI = 10 μm, and LI = 1 μm. d. Find IO under the conditions in part (c) if W2 = 20 μm and L2 = 1 μm. e. What is the minimum value for VO to ensure M2 is in saturation under the conditions of part (d)?
Solution
0 0