Question

Notify Me Bookmark

EX 4 Power Consumption Compute the switching power consumed by the multiplexer of Figure 6.18, assuming that all significant capacitances have been lumped into the three capacitors shown in the figure, where C = 0.3 pF. Also, assume that VDD = 2.5 V and independent, identically-distributed uniform white noise inputs, with events occurring at a frequency of 100 MHz Perform this calculation for the following: Figure 6.18 Two-input multiplexer

EX 4 Power Consumption Compute the switching power consumed by the multiplexer of Figure 6.18, assuming that all significant capacitances have been lumped into the three capacitors shown in the figure, where C = 0.3 pF. Also, assume that VDD = 2.5 V and independent, identically-distributed uniform white noise inputs, with events occurring at a frequency of 100 MHz Perform this calculation for the following: Figure 6.18 Two-input multiplexer

Image text
EX 4 Power Consumption
  1. Compute the switching power consumed by the multiplexer of Figure 6.18, assuming that all significant capacitances have been lumped into the three capacitors shown in the figure, where C = 0.3 pF . Also, assume that V D D = 2.5 V and independent, identicallydistributed uniform white noise inputs, with events occurring at a frequency of 100 MHz Perform this calculation for the following:
Figure 6.18 Two-input multiplexer

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

Calculate the switching power consumed by the static complementary CMOS circuit shown, assuming that all significant capacitances have been lumped into the three capacitors shown in the figure, where CL = 0.2 pF. Assume that VDD = 1.5 V and clock frequency is f = 400 MHz. The distribution of input signals is as follows: PA = 0.3, PB = 0.4, PC = 0.6, PD = 0.5.
Solution
0 0

Problem 3: (Short Circuit Power Consumption) For the circuit in Figure 2, assume that the input Vin is a periodic square wave signal (called "clock") of frequency 200 MHz, and has a rising transition time (from 0−100% of VDD ) of 0.2 ns and a falling transition time (from 100−0% of VDD ) of 0.2 ns. For the inverter in the figure, find the short circuit power consumption. Use the procedural hints listed below. Procedural Hints:Calculate the short circuit duration, tsc. Short circuit currents occur when both nMOS and pMOS transistors are simultaneously ON. Use the rise/fall times given. Calculate the peak short circuit currents. For simplicity assume that Ipeak_sc_LH and Ipeak_sc_HL are equal, and calculate the latter only. To calculate Ipeak_sc_HL, , assume that the short circuit current for the H-to-L transition peaks when Vin = VDD/2 and Vout = 9 VDD /10 (this is an arbitrary choice assumed for this problem alone). Now calculate the pMOS transistor current - this will be Ipeak_sc_HL. . Question: Does the nMOS current equal the pMOS current? If not, how do you account for InMOS−IpMO ? Using your results from (1) and (2), calculate the short circuit power dissipation. Note: Assume that VDD = 1.0 Volts, (W/L)p = 3.5 /0.1, and (W/L)n = 2 /0.1. Transistor properties are given by the 90 nm model parameters handout posted on the class web-site. For the current calculation, use the transistor parameters (not the equivalent resistance parameters) and ignore channel length modulation. Assume that there is an 89 fF load on Out.

Solution
0 0

Consider the circuit in Figure 5.5. Device M1 is a standard NMOS device. Device M2 has all the same properties as M1, except that its device threshold voltage is negative and has a value of −0.4 V. Assume that all the current equations and inequality equations (to determine the mode of operation) for the depletion device M2 are the same as a regular NMOS. Assume that the input IN has a 0 V to 2.5 V swing. a. Device M2 has its gate terminal connected to its source terminal. If VIN = 0 V, what is the output voltage? In steady state, what is the mode of operation of device M2 for this input? b. Compute the output voltage for VIN = 2.5 V. You may assume that VOUT is small to simplify your calculation. In steady state, what is the mode of operation of device M2 for this input? c. Assuming Pr(IN = 0) = 0.3, what is the static power dissipation of this circuit?

Solution
0 0