Question

Notify Me Bookmark

Fig. 1 shows the schematic of a circuit in 45 nm technology. Assume μn = 4μp. If (W/L)n = (90/45). Fig. 1 (a) Calculate for the sizes of the following transistors: i. (W/L)p of the PMOS at C ii. (W/L)n of the NMOS at A iii. (W/L)p of the PMOS at B

Fig. 1 shows the schematic of a circuit in 45 nm technology. Assume μn = 4μp. If (W/L)n = (90/45). Fig. 1 (a) Calculate for the sizes of the following transistors: i. (W/L)p of the PMOS at C ii. (W/L)n of the NMOS at A iii. (W/L)p of the PMOS at B

Image text
Fig. 1 shows the schematic of a circuit in 45 n m technology. Assume μ n = 4 μ p . If ( W / L ) n = ( 90 / 45 ) . Fig. 1 (a) Calculate for the sizes of the following transistors: i. ( W / L ) p of the PMOS at C ii. ( W / L ) n of the NMOS at A iii. ( W / L ) p of the PMOS at B

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

A transistor schematic diagram of a digital circuit is shown below (Fig. 3.1). The sizes of the MOS transistors are given as ratio (W/L)n = 4 and (W/L)p = 2. |It is also given that |VTn| = VTp = 0.5 V and µnCox = 10-4 A/V2 while µpCox = 5 × 10-5 A/V2 . Fig. 3.1 (a). Draw the logic gate symbol of the above CMOS digital circuit. (2 marks) (b). Sketch the output waveform Vout for the given input voltage signals VA and VB. Assume that the logic circuit is fast enough to respond to the given input waveform. Voltage levels and any other key features must be labelled properly. (8 marks) (c). If both the inputs VA and VB are connected to VDD, determine the equivalent resistance linking the output to ground. (7 marks) (e). If the inputs VA and VB are tied together, sketch a graph of the output voltage Vout as a function of VA from 0 V to 1.8 V in the static case. Any turning point(s) or important features (e.g. voltage levels) as well as axes must be shown clearly or labelled explicitly. (8 marks)
Solution
0 0

Consider the circuit shown in Fig. 1. a) Assume both transistors are in saturation. Find lD1’s expression in terms of VDD and RB, μn, Cox, VTH1, and W1/L1. b) As shown in the circuit, M’s Gate is connected to M2’s Gate, and the Source terminal of the two devices are also connected to the same terminal (i.e., ground). If the two transistors have the same μn, Cox, VTH, and W/L, what is the relationship between ID1 and ID2? c) What will be the relationship if W2/L2 = 5*W1/L1? d) Try to draw a circuit with similar functionality but using two PMOS transistors instead of two NMOS transistors. Fig.1. Circuit schematic of a current mirror implemented using two NMOS transistors.
Solution
0 0

The circuit of Fig. 4 must be designed for a voltage drop of 100 mV across Rs. Assume the impedance of a capacitor is negligible. Fig. 4 (a) Calculate the minimum allowable value of W/L if M1 must remain in saturation. (10 pt) (b) Based on W/L and VG value calculated in (a), what are the required values of R1 and R2 if the input impedance must be 100 kΩ? (10 pt) Apply for all problems Assume μnCox = 200 μA V2, μpCox = 100 μA V2, VTH = 0.5 for NMOS and −0.5 V for PMOS, λn = λp = 0.01. ro = 1 λID
Solution
0 0