Question

Notify Me Bookmark

Fig. 3 shows a cascaded two-stage amplifier. Only consider thermal noise. Assume each PMOS and each NMOS have finite output resistance, ro. Given gmb = 0. Please derive the NF (You can keep the form of R1∥R2 if it is existing in your derivation, and no need to expand it.): Fig. 3: Cascaded stages.

Fig. 3 shows a cascaded two-stage amplifier. Only consider thermal noise. Assume each PMOS and each NMOS have finite output resistance, ro. Given gmb = 0. Please derive the NF (You can keep the form of R1∥R2 if it is existing in your derivation, and no need to expand it.): Fig. 3: Cascaded stages.

Image text
Fig. 3 shows a cascaded two-stage amplifier. Only consider thermal noise. Assume each PMOS and each NMOS have finite output resistance, r o . Given g m b = 0 . Please derive the NF (You can keep the form of R 1 ∥ R 2 if it is existing in your derivation, and no need to expand it.): Fig. 3: Cascaded stages.

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

For the amplifier below, following design information is provided: VDD = 3.3 V, R = 2.4 kΩ, ISS = 1.8 mA, k1 = k2 = 5 mA/V2, VTH,1 = VTH,2 = 0.5 V, λ = 0.1 V−1, γ = 0, ki′ = μ0Cox, ki = μ0 Cox(W L)i. Assume that both transistors are identical and in the saturation region. Finally, NMOS and PMOS bulk terminals are connected to the ground and VDD, respectively. a) What is the DC bias voltage for M1 and M2 given that the voltage drop across ISS is 0.4 V ? You can neglect the channel length modulation, here. Check that the transistors are in the correct operation-mode. b) The resistors will be realized using identical PMOS transistors M3 and M4. If the transistors to be used will have k3 = k4 = 1.5 mA/V2, what will be their overdrive voltages? Check that the transistors are in the correct operation-mode. c) What is the differential voltage gain AV,diff = Vout/Vid in dB ? d) ISS will be realized as a cascode current source. Assume that the voltage drop of 0.4 V is equally shared by the two transistors, M5 and M6 having k5′ = k6′ = 0.5 mA/V2 and VTH, 5 = VTH, 6 = 0.5 V. Assuming the gate voltages of both transistors are 1 V, find the W/L ratios of each device. Once again, you can neglect the channel length modulation here. e) Considering (d), how would the W/L ratios qualitatively change (increase/decrease/stays the same), if γ > 0 ? Explain your reasoning analytically, i. e. , using appropriate equations. f) Using the cascode current source, calculate the common-mode gain of the circuit AV, CM = Vout /Vin in dB, where Vin . s applied to the gates of both M1 and M2. Assume λ = 0.1 V−1 for M5 and M6. g) Calculate the CMRR of the circuit in dB.
Solution
0 0

The NMOS and PMOS in the circuit have transistor parameters VTN = |VTP| = 1.4V and KN = KP = 0.5mA/V^2 and lambda_N = lambda_P = 0.2 V^-1. Given that both DC current sources are ideal with infinite output resistance, IQ1 = 3 mA, IQ2 = 2 mA and RG = 10kohm, (10 pts) A) draw the small-signal equivalent circuit; B) determine the input resistance, RI ; C) find the value for the output resistance, RO.

Solution
1 0

a) Using small signal model of transistor including output resistance and body effect, calculate voltage gain (Vo/Vin) for three amplifiers shown in Fig.2. Assume the following small signal parameters for both NMOS and PMOS devices: gm = 1mS, ro = 20 kΩ and gmb = 0.2 gm. [2pt.] b) Assuming the dc voltage of node Vx is half of supply voltage (Vdd = 5 V) and transistors need 0.1 V headroom to operate in active region, plot output waveform when Vin = 2.5 + 0.2 Sin(ωt) applied to the input. [3 pt.] (i) (ii) (iii) Fig. 2
Solution
0 0