Question

Notify Me Bookmark

Figure 1 shows a differential amplifier with active current mirror load. By using Thevenin equivalent method, determine the small-signal differential gain. Assume that the body effect, γ = 0 and channel-length modulation, λ ≠ 0.

Figure 1 shows a differential amplifier with active current mirror load. By using Thevenin equivalent method, determine the small-signal differential gain. Assume that the body effect, γ = 0 and channel-length modulation, λ ≠ 0.

Image text
Figure 1 shows a differential amplifier with active current mirror load. By using Thevenin equivalent method, determine the small-signal differential gain. Assume that the body effect, γ = 0 and channel-length modulation, λ ≠ 0 .

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

Figure 3 Figure 3 shows an amplifier with a current mirror as an active load. The MOSFETs have the following parameters: Vtn = −Vt = 0.6 V, kn′ = 200 μA/V2, kp′ = 65 μA/V2, VA(MMOS) = 20 V, VA(PMOS) = −10 V, VT = 26 mV, R1 = 7 kΩ, R2 = 10 kΩ, L = 0.4 μm and W = 4 μm. The base-emitter forward voltage, VBE, of transistor Q4 is 0.7 V. The forward voltage drop for both D1 and D2 is 0.7 V. The supply voltage, VDO = 3 V. Assume the base current of Q4 is negligible compared to the emitter and collector currents of Q4, with all the transistors biased in the active region. a. ) Given that ID = k′(WL)(VGS − Vt)2, calculate the gate to source voltage of Q1. b. ) Calculate the small-signal voltage gain, vout/vin. .

Solution
0 0

Question 3 (25 marks) Figure 4 shows an amplifier with current mirror as active load. The MOSFETs have the following parameters: Vtn = −Vtp = 0.6 V, Kn′ = 200 μA/V2, Kp′ = 65 μA/V2, VA(NMOS) = 20 V, VA(PMOS) = −10 V, L = 0.4 μm and W = 10 μm. The supply voltage, VDD = 3 V and the reference current, IREF is 0.02 mA. Assume all the transistors are biased in the saturation region. Figure 4 (a) Identify the transistors forming the current mirror. [3 marks] (b) Calculate the output resistances of transistors Q1 and Q2. [6 marks] (c) Given that ID = k′(W/L)(VGS − Vt)2, calculate the gate to source voltage of Q1. [7 marks] (d) Calculate the small-signal voltage gain, vout/Vin. [9 marks]
Solution
0 0

Figure 1 shows a common-source amplifier circuit with load Resistor as current source. Assume that the transistor has a bias overdrive voltage of 0.3 V, a bias current of 69 μA and the Kn = 300 A/V2. Also assume that the channel-length modulation for the transistor can be neglected. (a) Sketch the small-signal equivalent circuit for the common-source amplifier in Figure 1. (2 marks) (b) Analyse the bias value of the output voltage. (2 marks) (c) Determine the small-signal gain. (3 marks) (d) Design the W/L of the NMOS transistor so that it fulfil the above requirements. (3 marks)
Solution
0 0