Question

Notify Me Bookmark

Figure 3. The input of the stage in Figure 3 is driven by voltage source Vsig with a relatively high impedance Rsig = 100 kOhm. Estimate the output resistance of the stage in Figure 3 in Ohm units. All BJT have the current gain of 80. All BJT dimensions are identical. The reference current is 100 uA. Your Answer:

Figure 3. The input of the stage in Figure 3 is driven by voltage source Vsig with a relatively high impedance Rsig = 100 kOhm. Estimate the output resistance of the stage in Figure 3 in Ohm units. All BJT have the current gain of 80. All BJT dimensions are identical. The reference current is 100 uA. Your Answer:

Image text
Figure 3. The input of the stage in Figure 3 is driven by voltage source Vsig with a relatively high impedance Rsig = 100 k O h m . Estimate the output resistance of the stage in Figure 3 in Ohm units. All BJT have the current gain of 80. All BJT dimensions are identical. The reference current is 100 u A .
Your Answer:

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

Estimate the value of the DC voltage gain (a low frequency AC voltage gain) for the CG stage in Figure 5. The PMOSFET gate length was 1.5 um. The NMOSFET gate length was a half of that for the PMOS device. The NMOSFET aspect ratio was selected to operate the transistors in the saturation region. The NMOSFET gate voltage was found to be 0.8 V. The DC bias current was not given. Assume the NMOS and PMOS devices have the standard process parameters: threshold voltages Vtn = 0.7 V and Vtp = −0.9 V, and the Early voltage parameters Va'n = 20 V/um and Va'p = 10 V/um, respectively. Your Answer: Answer Hide hint for Question 14 The drain current (both DC and AC components) passes through "Rin" into the source terminal and leaves the drain terminal into the PMOSFET which differential resistance rop represents Rload. The output voltage Vout is taken across Rload. The input voltage Vsig is applied across Rin. The voltage gain of the stage Vout/Vin can be found with the ratio Rload/Rin.

Solution
0 0

4 In Figure 3, a BJT differential amplifier input stage (Q1 & Q2) utilizing two 100 Ω emitter resistors drives a second differential amplifier stage (Q3&Q4). Stage 1 is biased with IT1 = 1 mA and stage is biased with IT2 = 2,5 mA. All BJTs have β = 150.4.1 Determine the signal differential voltage gain and input resistance of stage 1 , and the signal current gain from the input of stage 1 to the collectors of stage 2 i. e. |AI|≡ic3 ib1. 4.2 State two likely reasons for the addition of the emitter resistors to stage 1. Figure 3

Solution
0 0

Consider a BJT differential amplifier biased with a Widlar current source, as shown in Figure 4. The transistor parameters are: β = 200, VBE(ON) = 0.7 V (except for Q3 and Q4), VA = ∞ for Q1 and Q2, and VA = 100 V for Q3 and Q4. Reverse saturation current, Is for transistor Q3 and Q4 is given as 1×10−15 A. From analysis, it is determined that I1 = 0.5 mA, la = 400 μA, v1 = v2 = 0 V, VCE2 = 2.7 V and CMRR (dB) = 80 dB Figure 4 a) Calculate the value of resistors R1, R2 and RC. b) Find the amplifier's differential-mode voltage gain (Ad), common-mode voltage gain (ACM) and common-mode output resistance ( Ricm ). [Ricm ≈ (1+β)Rocs where Rocs is the output resistance of the current source ] c) Draw the pnp version for the differential amplifier of Figure 4. Clearly label all resistors and currents.

Solution
0 0