Question

Notify Me Bookmark

Find the minimum output capacitance, COUT, so that the domino circuit will work correctly for all input combinations. Assume the following: All intermediate node capacitances, Cp = 0.4pF, VDD = 5V. For the static inverter, Vth = 3V.

Find the minimum output capacitance, COUT, so that the domino circuit will work correctly for all input combinations. Assume the following: All intermediate node capacitances, Cp = 0.4pF, VDD = 5V. For the static inverter, Vth = 3V.

Image text
Find the minimum output capacitance, COUT, so that the domino circuit will work correctly for all input combinations. Assume the following: All intermediate node capacitances, Cp = 0.4pF, VDD = 5V. For the static inverter, Vth = 3V.

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

For the transistor in this question, assume VDD = 1.8 V, μnCox = 400 μAV-1, μpCox = 200 μAV^-1, Vthn = Vthp = 0.5 V, |λp| = 0 V-1) a) For the static CMOS logic gate in this figure. Please draw the pull down network. b) Please size the transistors so that the equivalent network (W/L)’s will be (W/L)neq = 4 and (W/L)peq = 8, (in the worst case) c) Please state the input transitions that yield the worst-case tPHL and tPLH delays. (Remember to take intermediate node capacitances into consideration) d) Please calculate the worst case logical effort for this gate.
Solution
0 0

Charge sharing is an important problem in dynamic circuits. Switching exposes a fixed amount of charge to a different capacitive environment. This results in node voltage change. After pre-charge stage, the output node voltage of the dynamic logic circuit in Figure 1 will be equal to VDD. During the evaluate phase, assume A = 1 and B=0. Output node will not connect to ground but the total charge on the output node (Q = C.V) will be shared by parasitic capacitance (C1) and the load capacitance (CL). So that the output voltage will drop and be equal to M1 source voltage. a. The circuit is Figure 1 is pre-charged with VDD = 3V. During evaluation stage, M1 turns on and M2 is off (A=1 and B=0). CL = 250fF, C1 = 125fF and Vt0,n=0.55V. Calculate the final voltage after charge sharing. Is M1 still conducting at this voltage? b. Repeat question a for C1 = 40fF. Calculate the final voltage after charge sharing. Is M1 still conducting at this voltage? If not, what is the value of the output voltage at this scenario? c. With A = 1 and B = 0, the output of the circuit in Fig 1 should be logic high. However, you have seen that logic high does not mean VDD for this example. Output voltage depends on the parasitic capacitance at the source node of M2. For a dynamic 2 input NAND gate, what is the maximum value that the Figure 1 output voltage can reach when A= 1 and B = 0?

Solution
0 0

Cascode Stage. Design a Cascode amplifier shown in figure below to achieve a gain of 1600. Assume VDD = 1 V, Vth = 0.3 V, λn = 0.2 V−1, γ = 0, μnCox = 100 μA/V2, I1 = 1 mA, gmro ≫ 1. a) Find bias point (VGS−Vth of transistors) to achieve the target gain such that we achieve maximum swing at Vout. b) Find W/L for each transistor. c) Calculate optimal Vb and VIN DC bias to maximize output swing. What is this maximum/minimum voltage levels at the output? What is the maximum swing? d) Notice you must generate a specific Vb externally to maximize the swing. If a lazy designer decides to connect Vb to VDD instead, what would be the swing in this case? e) To realize the current source load, we will use a PMOS active load. For PMOS, use the same parameters with λp = 0.2 V−1, μpCox = 50 μA/V2. Assume the bias current will remain at 1mA, find the new gain value. What would be the W/L for PMOS if we want to have a VOD(VGS−Vth) of 0.1V for this device. f) Repeat part (e) for a PMOS load with 2L gate length. g) It seems like making the PMOS load very large (large W) is beneficial to reduce VOD and consequently improving the voltage swing. What do you think is the drawback?
Solution
0 0