Question

Notify Me Bookmark

Find the width of all transistors used to implement the following CMOS gate so the delay is not worse than a basic inverter. Assume that for a reference inverter: (W/L)n = n = 1.5, and (W/L)p = p = 3. Finally, the channel length (L) of all transistors is 90 nm.

Find the width of all transistors used to implement the following CMOS gate so the delay is not worse than a basic inverter. Assume that for a reference inverter: (W/L)n = n = 1.5, and (W/L)p = p = 3. Finally, the channel length (L) of all transistors is 90 nm.

Image text
Find the width of all transistors used to implement the following CMOS gate so the delay is not worse than a basic inverter. Assume that for a reference inverter: ( W / L ) n = n = 1.5 , and ( W / L ) p = p = 3 . Finally, the channel length ( L ) of all transistors is 90 n m .

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

(i) Design a CMOS logic circuit to implement the function Y = AB + C¯. Find the minimum width for each transistor such that the delay is not worse than the reference inverter. Assume that for the basic inverter n = 2 and p = 4 and that technology used is L = 0.5 μm. ( 8 marks) (ii) Consider the circuit shown below. (a) Express Y as a function of A and B. (b) Redraw the circuit using CMOS Transmission gate switch. (c) Compare the performance of the Transmission Gate switch to the NMOS switch and PMOS switch. (6 marks) (iii) Mark the correct answer in the following. (6 marks)VIH is a) the maximum input voltage level to be considered as High. b) the maximum input voltage level to be considered as Low. c) the minimum input voltage level to be considered as High. d) the minimum input voltage level to be considered as Low. VIL is a) the maximum input voltage level to be considered as High. b) the minimum input voltage level to be considered as Low. c) the minimum input voltage level to be considered as High. d) the maximum input voltage level to be considered as Low. The noise margin in the Low state for a logical circuit with VIH = 2.2 V, VIL = 0.4 V, VOH = 4.0 V and VOL = 0.2 V is a) 0.2 V. b) 2.0 V c) 1.8 V. d) 3.6 V.

Solution
0 0

Question 2. Current calculations in 180 nm node MOSFET transistor technology II You may assume the following data in the usual notation. Equations for the drain current can be found in the notes. VDD = 1.8 V, Vtn = 0.5 V, Vtp = −0.5 V and λn = |λp| = 0.2 V−1. Take kn = 4kp with kn = 300 μA/V2, where k is the process transconductance parameter. L = 0.18 μm, (W/L)n = n = 1.5 and (W/L)p = p = 6. (a) How much drain current flows in an n-channel MOSFET when Vgs = 0.7 V and Vds = 0.1 V ? Express the drain current as the drain current per μm device width. (b) How much drain current flows in a p-channel MOSFET when a voltage of 1.1 V is applied to gate electrode and 1.7 V applied to the drain electrode? Comment on your answer in relation to the result in part (a). (Hint: in this question you are not give the potential differences). (c) Ignoring the effects of channel length modulation, how much drain current flows in an nchannel MOSFET when Vgs = 0.7 V and Vds = 0.8 V ? How would your answer change if channel length modulation effects are taken into consideration?

Solution
0 0

For process technology with L = 1.2 um, n = 1.5, p = 4.5, give the sizes of all transistors in: -Four-input NOR and -Four-input NAND gates. Also give the relative areas of the two gates. is the same for NMOS and PMOS Fig. 13.16 Proper transistor sizing for a four-input NOR gate. Note that n and p denote the (W/L) rations of QN and QP, respectively, of the basic inverter. Fig. 13.17 Proper transistor sizing for a four-input NAND gate. Note that n and p denote the (W/L) rations of QN and QP, respectively, of the basic inverter.
Solution
1 0