Question

Notify Me Bookmark

First assume that lambda = 0. Find the bias voltage Vb to achieve Ids = 2mA. Now assume lambda = 0.1V^-1. Find the source follower gain (or attenuation), when the source follower bias current is Ids = 2mA. (Please use 3 significant digits in your answer.)

First assume that lambda = 0. Find the bias voltage Vb to achieve Ids = 2mA. Now assume lambda = 0.1V^-1. Find the source follower gain (or attenuation), when the source follower bias current is Ids = 2mA. (Please use 3 significant digits in your answer.)

First assume that lambda = 0. Find the bias voltage Vb to achieve Ids = 2mA. Now assume lambda = 0.1V^-1. Find the source follower gain (or attenuation), when the source follower bias current is Ids = 2mA. (Please use 3 significant digits in your answer.)

Image text
First assume that lambda = 0. Find the bias voltage Vb to achieve Ids = 2mA. Now assume lambda = 0.1V^-1. Find the source follower gain (or attenuation), when the source follower bias current is Ids = 2mA. (Please use 3 significant digits in your answer.)

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Answer
Doubtrix Logo

This Problem has been solved!

You'll get a detailed, step-by-step and expert verified solution.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Login Sign Up

Similar/Related Questions

Cascode Stage. Design a Cascode amplifier shown in figure below to achieve a gain of 1600. Assume VDD = 1 V, Vth = 0.3 V, λn = 0.2 V−1, γ = 0, μnCox = 100 μA/V2, I1 = 1 mA, gmro ≫ 1. a) Find bias point (VGS−Vth of transistors) to achieve the target gain such that we achieve maximum swing at Vout. b) Find W/L for each transistor. c) Calculate optimal Vb and VIN DC bias to maximize output swing. What is this maximum/minimum voltage levels at the output? What is the maximum swing? d) Notice you must generate a specific Vb externally to maximize the swing. If a lazy designer decides to connect Vb to VDD instead, what would be the swing in this case? e) To realize the current source load, we will use a PMOS active load. For PMOS, use the same parameters with λp = 0.2 V−1, μpCox = 50 μA/V2. Assume the bias current will remain at 1mA, find the new gain value. What would be the W/L for PMOS if we want to have a VOD(VGS−Vth) of 0.1V for this device. f) Repeat part (e) for a PMOS load with 2L gate length. g) It seems like making the PMOS load very large (large W) is beneficial to reduce VOD and consequently improving the voltage swing. What do you think is the drawback?
Solution
0 0

Part A Consider the source follower shown in the figure below (Figure 1). Suppose that VDD = 15 V, RL = 2 kΩ, R1 = 1 MΩ, and R2 = 2 MΩ. The NMOS transistor has KP = 40 μA/V2, L = 20 μm, W = 150 μm, rd = ∞, and Vto = 2 V. The NMOS transistor has KP = 40 μA/V2, L = 20 μm, W = 150 μm, rd = ∞, and Vto = 2 V. Figure 1 of 1 Find the value for RS to achieve IDQ = 2mA. Express your answer to three significant figures and include the appropriate units. ) Submit Previous Answers Request Answer Part B Find the voltage gain. Express your answer using three significant figures. Submit Previous Answers Request Answer Part C Find the input resistance. Express your answer to three significant figures and include the appropriate units. Submit Request Answer Part D Find the output resistance. Express your answer to three significant figures and include the appropriate units.
Solution
0 0

a) Your job is to design the following circuit, using 2 mA of bias current and achieve a gain of at least 3.5 V/V. You realize that you can bias an amplifier using degeneration resistance using the circuit topology shown below. Calculate values for RS to get 2 mA of current, and RL to get the gain you need. For large signal calculations, you may assume lambda = 0. What is the problem with this amplifier? b) You suggest replacing the load resistance RL with a current source that has a very large output impedance, as shown below. The current source requires a headroom of at least 0.5 V. What is the gain of the amplifier? How does this fix the problem from the previous part? 1 Debugging Amplifiers Suppose you are given an NMOS transistor with the following parameters: In addition, VDD = 5 V.

a) Your job is to design the following circuit, using 2 mA of bias current and achieve a gain of at least 3.5 V/V. You realize that you can bias an amplifier using degeneration resistance using the circuit topology shown below. Calculate values for RS to get 2 mA of current, and RL to get the gain you need. For large signal calculations, you may assume lambda = 0. What is the problem with this amplifier? b) You suggest replacing the load resistance RL with a current source that has a very large output impedance, as shown below. The current source requires a headroom of at least 0.5 V. What is the gain of the amplifier? How does this fix the problem from the previous part? 1 Debugging Amplifiers Suppose you are given an NMOS transistor with the following parameters: In addition, VDD = 5 V.

a) Your job is to design the following circuit, using 2 mA of bias current and achieve a gain of at least 3.5 V/V. You realize that you can bias an amplifier using degeneration resistance using the circuit topology shown below. Calculate values for RS to get 2 mA of current, and RL to get the gain you need. For large signal calculations, you may assume lambda = 0. What is the problem with this amplifier? b) You suggest replacing the load resistance RL with a current source that has a very large output impedance, as shown below. The current source requires a headroom of at least 0.5 V. What is the gain of the amplifier? How does this fix the problem from the previous part? 1 Debugging Amplifiers Suppose you are given an NMOS transistor with the following parameters: In addition, VDD = 5 V.
Solution
1 0