Question

Notify Me Bookmark

For an OPAMP with VDD = 3.3 V and input common-mode voltage (VCM) = VDD2, the MOSFET model parameters are listed in page B-9 of Appendix B on Smith's CD. (1) As shown in Fig. 1, please calculate vo vid(s) with its DC gain and pole locations, where vid = vin+ − vin−. (refer to Sections 8.5.3 and 9.7.2 in textbook). Then verify your results by PSpice with 0.5 μm CMOS model (in sedra_lib. lib). The sizes of all MOSFETs are listed below. (W/L)M1, M2 = 12 μm/0.5 μm (W/L)M5 = 2.5 μm/0.5 μm (W/L)M3, M4 = 5 μm/0.5 μm (W/L)M6 = 0.75 μm/0.5 μm

For an OPAMP with VDD = 3.3 V and input common-mode voltage (VCM) = VDD2, the MOSFET model parameters are listed in page B-9 of Appendix B on Smith's CD. (1) As shown in Fig. 1, please calculate vo vid(s) with its DC gain and pole locations, where vid = vin+ − vin−. (refer to Sections 8.5.3 and 9.7.2 in textbook). Then verify your results by PSpice with 0.5 μm CMOS model (in sedra_lib. lib). The sizes of all MOSFETs are listed below. (W/L)M1, M2 = 12 μm/0.5 μm (W/L)M5 = 2.5 μm/0.5 μm (W/L)M3, M4 = 5 μm/0.5 μm (W/L)M6 = 0.75 μm/0.5 μm

Image text
For an OPAMP with VDD = 3.3 V and input common-mode voltage ( V C M ) = V D D 2 , the MOSFET model parameters are listed in page B-9 of Appendix B on Smith's CD. (1) As shown in Fig. 1, please calculate v o v i d ( s ) with its DC gain and pole locations, where v i d = v in + − v in − . (refer to Sections 8.5.3 and 9.7.2 in textbook). Then verify your results by PSpice with 0.5 μ m CMOS model (in sedra_lib.lib). The sizes of all MOSFETs are listed below.
(W/L)M1,M2 = 12 μ m / 0.5 μ m (W/L)M5 = 2.5 μ m / 0.5 μ m (W/L)M3,M4 = 5 μ m / 0.5 μ m (W/L)M6 = 0.75 μ m / 0.5 μ m

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

For an OPAMP with VDD = 3.3 V and input common-mode voltage (VCM) = VDD/2, the MOSFET model parameters are listed in page B-9 of Appendix B on Smith's CD. (1) As shown in Fig. 1, please calculate vo/vid(s) with its DC gain and pole locations, where vid = vin+ − vin−. (refer to Sections 8.5.3 and 9.7.2 in textbook). Then verify your results by PSpice with 0.5 μm CMOS model (in sedra_lib. lib). The sizes of all MOSFETs are listed below. (W/L)M1, M2 = 12 μm/0.5 μm (W/L)M5 = 2.5 μm/0.5 μm (W/L)M3, M4 = 5 μm/0.5 μm (W/L)M6 = 0.75 μm/0.5 μm

Solution
0 0

We will design a differential-input single-ended-output amplifier using IBM 0.13 μm CMOS process. Below is the amplifier circuit. Follow Cadence tutorial available on elearning, start Cadence software with the IBM 0.13 μm technology file and create the above circuit in the schematic view. Set ISS = 5 μA and VDD = 2.4 V, design (1) W/L ratios of Mb1 and Mb2 such that ID, Mb2 = 10 μA and (2) W/L ratios of M1−M4 such that they all operate in the saturation region with the input common-mode voltage as 1.2 V. a. Check your DC operating points of the circuit by using DC analysis; b. Check region, vdsat, id, gm and rout of M1−M4 by using DC analysis; c. Simulate DC power consumption of the amplifier by finding total current coming from VDD and verify if it is about 36 μW; d. Based on results from (a) and (b), estimate the DC gain vo/vid of the amplifier; e. Construct the amplifier in the unity-gain feedback configuration, perform DC sweep of the input common-mode voltage from 0 to 2.4 V and then plot VO to determine the input common-mode range of the amplifier. Add a load capacitor CL of 1.5 pF at output VO, then perform AC analysis. a. Plot magnitude and phase plots of the voltage gain; b. Verify if DC gain of the amplifier matches the value obtained from your estimated value in 2)(d); c. Verify if the unity-gain frequency matches with your calculated value; d. Verify if the phase shift at the unity-gain frequency is about 90 degree.

Solution
0 0

An NMOS amplifier is shown in Figure 1. Transistor M1 is biased in the saturation region for an amplifier application. The circuit is biased with a resistive voltage divider consisting of R1 and R2, a source degeneration resistor RS, and a load resistor RD. The drain bias current for the design is ID = 500 μA and VDS is 1.625 V. The device parameters are: L = 0.5 μm, W = 10 μm, kn’ = 200 μA/V2, Vtn = 0.5 V, and λn = 0. analyze the frequency response of the amplifier. a) Draw a midband small signal ac equivalent circuit model for the amplifier. For midband you can assume the reactance of Cin is sufficiently low that it is a short circuit. b) Derive an expression for the midband voltage gain transfer function Vout /Vsig. The amplified output signal is taken from the drain terminal and Vout = Vd. Write your gain function in terms of variables only. c) Evaluate the midband gain and calculate a value both in V/V and dB. d) Analyze the frequency response of the input network including the capacitor Cin. Find an expression for the transfer function H1(jω) = Vg/Vsig. e) Evaluate H1(jω) = Vg/Vsig and make a Bode plot of the magnitude of H1(jω). The x-axis is ω (log scale) and the y-axis is the magnitude in dB. f) Use the LTSPICE circuit template and verify the frequency response of the amplifier circuit. Include a copy of the schematic and the frequency response plot. Use 20 points per decade and a frequency span of 0.1 Hz to 100 Hz.
Solution
0 0