Question

Notify Me Bookmark

For the bridge filter rectifier shown below, the following is given ( AC sinusoidal signal vin with VRMS = 14 V and frequency f = 60 Hz input. For the circuit assume Diode second approximation and a given Load resistance RL = 50 ohm) Develop the equation representing the AC signal and draw it noting the values of both the peak voltage and period. Find the capacitance of the capacitor used within the circuit to generate a ripple voltage Vr of 1.5 V. Find the DC output voltage across the load resistor RL. Draw and note values for the output voltage waveform. Find the Load current. Calculate the PIV across each diode.

For the bridge filter rectifier shown below, the following is given ( AC sinusoidal signal vin with VRMS = 14 V and frequency f = 60 Hz input. For the circuit assume Diode second approximation and a given Load resistance RL = 50 ohm) Develop the equation representing the AC signal and draw it noting the values of both the peak voltage and period. Find the capacitance of the capacitor used within the circuit to generate a ripple voltage Vr of 1.5 V. Find the DC output voltage across the load resistor RL. Draw and note values for the output voltage waveform. Find the Load current. Calculate the PIV across each diode.

Image text
For the bridge filter rectifier shown below, the following is given ( A C sinusoidal signal v in with V R M S = 14 V and frequency f = 60 H z input. For the circuit assume Diode second approximation and a given Load resistance R L = 50 ohm)
  1. Develop the equation representing the A C signal and draw it noting the values of both the peak voltage and period.
  2. Find the capacitance of the capacitor used within the circuit to generate a ripple voltage V r of 1.5 V .
  3. Find the D C output voltage across the load resistor R L .
  4. Draw and note values for the output voltage waveform.
  5. Find the Load current.
  6. Calculate the PIV across each diode.

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

Consider the full-wave diode rectifier circuit shown in the figure below. Assuming the input voltage is VAC = 170 sin⁡(120πt) the conduction angle of the diode is 32∘, and the load resistance RL = 500 Ω, and the capacitor CS = 100 μF. We assume that all components are ideal and neglect the voltage drop across the diodes. {For the questions below, please only state the value. No need to include the units in your answers}. (a) Estimate the peak-to-peak ripple voltage in the output voltage VR. [2 marks] (b) The average voltage. [2 marks] (c) The RMS voltage. [2 marks] (d) The form factor. [2 marks] (e) If the ripple voltage across the load resistance RL must not exceed 1 V peak to-peak, calculate the value of smoothing capacitance required. You may assume that the capacitor provides current to the load for each complete cycle of the rectified voltage. [4 marks]

Solution
0 0

a. For the circuit shown below, show a clean and labeled small signal equivalent circuit and derive the expression for vo/vb, (vb is the small signal voltage at the base node) vo/vsig, Rin and Rout. (b) This is the design part. The specifications are as follows: The required gain vo/vb = −120 V/V, Ic = 1 mA. and the require voltage swing at the output is ±3 V around the DC value of the output. (Hint: Do not use the generic design rule. You should be able to find the DC voltages at the collector and emitter from the specifications). Assume Vcc = 8 V. For this design assume VA = ∞ (this makes ro = ∞), V T (Thermal Voltage) = 25 mV, VBE = 0.7 V, VCEsat = 0.3 V and β = ∞. Find the values of RC, RE, RB1, and RB2. (c) If the β = 100 instead of the design value, find the new Ic. Now assuming VA = 50 V find vo/vsig, Rout and RIN. For this part assume Rsig = 10 kΩ. Punt: If you could not answer (b), use RC = 3 kΩ, RE = 2 kΩ, RB1 = 50 kΩ, and RG2 = 30 kΩ (d) Run a transient simulation of the designed circuit in Multisim. Use the same BJT used in the lab simulation. Show the input voltage v sig and output voltage v o on the same plot. Choose vsig to be at 1 kHz and 10 mV peak sinusoidal. Compare with calculated value of the gain in part c.
Solution
0 0

Current Mirrors (35 points) This problem introduces current mirrors, which will be covered in more details in future lectures. Consider the circuit shown below (Figure 2). (W/L)1 = 1, (W/L)2 = 5, Rref = 50 kΩ, ignore channel length modulation unless otherwise stated. Assume L1 = L2 = 1 μm. Figure 2 a) (5 points) Assume RL = 10 kΩ. Calculate IL, the current flowing through RL. What is the current mirroring ratio ( IL over Iref , where Iref is the current through Rref )? We want the current mirror to provide a load-independent current as much as possible, so check that M2 is in saturation. b) (5 points) Determine the maximum RL and minimum VOut such that the current mirror still functions with the same current mirroring ratio you calculated in part a). Hint: for the current mirror to function as desired, transistor saturation should be maintained. c) (5 points) Channel length modulation introduces load-dependent errors in the mirroring ratio. Using λ = 0.1 V−1 for L = 1 μm, estimate the percentage error in the mirroring ratio. Here, set RL to its maximum value you got in part b ), and assume that we want the same IL as in parts a) and b). Hint: what should be the new VX and Iref ? d) (4 points) Compute the output resistance, Rout, , looking into the drain of M2. Use λ = 0.1 V−1 and assume the same IL as in parts a) through c). e) (5 points) Now consider redesigning the previous current mirror with source-degenerated transistors as shown in Figure 3. Ignore channel length modulation and body effect ( Assume bulk is tied to source). Transistor sizes remain the same, (WL)1 = 1 and (WL)2 = 5. This circuit has been designed to have the same Iref as in part a). What should the value of Rs2 be if we want the same current mirroring ratio as in a)? f) (5 points) Similarly to part b, determine the maximum RL and minimum VOut such that the current mirror still functions with the same current mirroring ratio as in part e). g) (4 points) Now compute the output resistance, Rout , looking into the drain of M2 (using λ = 0.1 V−1 ). Assume IL as used in parts e) and f ). h) (2 points) Comparing the minimum output voltage and the output resistance of these two current mirrors, comment on the advantages and disadvantages of using source degeneration in a current mirror. Figure 3 Current Mirrors (35 points) This problem introduces current mirrors, which will be covered in more details in future lectures. Consider the circuit shown below (Figure 2). (W/L)1 = 1, (W/L)2 = 5, Rref = 50 kΩ, ignore channel length modulation unless otherwise stated. Assume L1 = L2 = 1 μm. Figure 2 a) (5 points) Assume RL = 10 kΩ. Calculate IL, the current flowing through RL. What is the current mirroring ratio ( IL over Iref , where Iref is the current through Rref )? We want the current mirror to provide a load-independent current as much as possible, so check that M2 is in saturation. b) (5 points) Determine the maximum RL and minimum VOut such that the current mirror still functions with the same current mirroring ratio you calculated in part a). Hint: for the current mirror to function as desired, transistor saturation should be maintained. c) (5 points) Channel length modulation introduces load-dependent errors in the mirroring ratio. Using λ = 0.1 V−1 for L = 1 μm, estimate the percentage error in the mirroring ratio. Here, set RL to its maximum value you got in part b ), and assume that we want the same IL as in parts a) and b). Hint: what should be the new VX and Iref ? d) (4 points) Compute the output resistance, Rout, , looking into the drain of M2. Use λ = 0.1 V−1 and assume the same IL as in parts a) through c). e) (5 points) Now consider redesigning the previous current mirror with source-degenerated transistors as shown in Figure 3. Ignore channel length modulation and body effect ( Assume bulk is tied to source). Transistor sizes remain the same, (WL)1 = 1 and (WL)2 = 5. This circuit has been designed to have the same Iref as in part a). What should the value of Rs2 be if we want the same current mirroring ratio as in a)? f) (5 points) Similarly to part b, determine the maximum RL and minimum VOut such that the current mirror still functions with the same current mirroring ratio as in part e). g) (4 points) Now compute the output resistance, Rout , looking into the drain of M2 (using λ = 0.1 V−1 ). Assume IL as used in parts e) and f ). h) (2 points) Comparing the minimum output voltage and the output resistance of these two current mirrors, comment on the advantages and disadvantages of using source degeneration in a current mirror. Figure 3

Solution
0 0