Question

Notify Me Bookmark

For the circuit below: (a) Determine Avo, Av, and Gv. (b) If you were designing the amplifier in this circuit, would it be better to have Ri big, or small? What about Ro? (c) For this application, should RL be large or small? How about Rsig?

For the circuit below: (a) Determine Avo, Av, and Gv. (b) If you were designing the amplifier in this circuit, would it be better to have Ri big, or small? What about Ro? (c) For this application, should RL be large or small? How about Rsig?

Image text
  1. For the circuit below: (a) Determine A v o , A v , and G v . (b) If you were designing the amplifier in this circuit, would it be better to have R i big, or small? What about R o ? (c) For this application, should R L be large or small? How about R sig ?

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

For the circuit shown in Figure 2, VDD = 5 V, and transistors M1 and M2 have properties µnCox = 200µA/V2, (W/L) = 10, Vt0 = 0.7 V, and λ = 0. You may neglect the body effect below, unless you are specifically asked to consider it. Figure 2. Circuit for Problem 2. a) Draw the circuit above, and label the drain, gate, source, and bulk nodes for both transistors, using labels VD1, VG1, VS1, and VB1 for the drain, gate, source, and bulk nodes of device M1, respectively, and similarly for M2. In total, there should be 8 labels in your schematic. For this part, assume the transistors are in saturation. b) Determine the valid input range for the circuit under consideration; that is, determine the range on the input voltage Vin such that transistors M1 and M2 are operating in the saturation region. Note that, in your analysis, you are not constrained to Vin values between 0 V and VDD, inclusive; e.g., if Vin = 100 V keeps both of the transistors in saturation, then Vin = 100 V should be included in your range of valid input voltages. Your answer to this part should take the form Vin,low ≤ Vin ≤ Vin,high ; hopefully, it is obvious that you are being asked to provide numerical answers for the lower- and upper-bounds Vin,low and Vin,high , respectively. c) For the valid input range that you determined in part (b), determine the corresponding output voltage range; that is, determine Vout,low ≤ Vout ≤ Vout,high when the input is constrained to Vin,low ≤ Vin ≤ Vin,high. . As before, you should report numerical values for the lower- and upper-bounds Vout,low and Vout,high, , respectively. d) Determine the "on voltage" VON2 (or, as in the Sedra/Smith textbook, the "overdrive voltage") and drain current ID2 of transistor M2 over the range of valid input voltages. Also, determine the drain current ID1 of M1 over the valid input range. e) If you were to consider it, would any of the transistors in the circuit above be affected by the body effect? If "yes," then list the device (or, devices, as the case may be). Qualitatively speaking, how would your answers to parts (b) and (c) change if you were to take the body effect into account? Explain your reasoning.
Solution
0 0

For this problem, neglect capacitances and ro in transistors and use long-channel equations. M1 is operated with Vov = 0.6 V. The amplifier is intended to be used with a source resistance RS = 50 Ω. (a) Calculate (W/L)1 for an input impedance equal to 50 Ω. What is the required ID1? (b) If (W/L)2 = (W/L)3 what is the required value if I bias ? (c) Calculate R for a voltage gain vo/vi = 10 (d) Symbolically, calculate the NF considering the contribution of M1, M2 and R. (e) To reduce noise figure, is it better to use a high or a low overdrive in M2 and M3? Explain why. (f) If |Vov2| = 1 V, calculate (W/L)2, the DC component at vo and F in dB. CMOS process data: VDD = 1.8 V. For NMOS, Vthn = 0.4 V, μn = 400 cm2/Vs, Cox = 9 fF/μm2 and γn = 1. The parameters for PMOS transistors are k′ = μpCox = 90 μA/V2, Vthp = −0.4 V and γp = 0.8.
Solution
0 0

For the following circuit, n-MOSFET Q1 works as a common source (CS) amplifier while Q2 and Q3 work as a current mirror. These transistors are identical with Vt = 2 V, kn = μnC0 x(W/L) = 2 mA/V2, VA = 100 V, and VDD = VSS = 5 V. (5%) (a) To make sure the resistance of the current mirror is large enough, we would like to have the output resistance (for Q3)r0 = VA/ID = 100 kΩ. Please find the corresponding Rref . (15%) (b) Followed by (a), if the open-circuit gain ( Aw without Rt ) of the CS amplifier is designed to be Avo = −10. What is RD ? What are the corresponding VD and VS for Q1? (5%) (c) Followed by (b), if now the load RL is connected at the drain with a capacitor CL = 100 nF, what is the minimal RL to operate this circuit at low frequency f(L(dB) < 500 Hz. Figure 3
Solution
0 0