Question

Notify Me Bookmark

For the circuit below, you are given that (W/L)n = (W/L)p = 2 and VDD = 3 V. At t = 0 seconds, the voltage Vin instantaneously switches from 0 V to 3 V, which turns transistor M1 on. This will cause the voltage VQ across the capacitor to decay. (note: prior to t = 0 seconds, the circuit is in a static condition so VQ = VDD). Use the following parameters: kn′ = 1 mA/V2, kp′ = 0.5 mA/V2, |Vt| = 1 V for both PMOS and NMOS. What is the current through the capacitor at t = 0? 4 mA 2 mA 10 mA 30 mA In the circuit above, what is the current through the capacitor when VQ = 1.5 V? 1.875 mA 0.9375 mA 3.75 mA 7.5 mA

For the circuit below, you are given that (W/L)n = (W/L)p = 2 and VDD = 3 V. At t = 0 seconds, the voltage Vin instantaneously switches from 0 V to 3 V, which turns transistor M1 on. This will cause the voltage VQ across the capacitor to decay. (note: prior to t = 0 seconds, the circuit is in a static condition so VQ = VDD). Use the following parameters: kn′ = 1 mA/V2, kp′ = 0.5 mA/V2, |Vt| = 1 V for both PMOS and NMOS. What is the current through the capacitor at t = 0? 4 mA 2 mA 10 mA 30 mA In the circuit above, what is the current through the capacitor when VQ = 1.5 V? 1.875 mA 0.9375 mA 3.75 mA 7.5 mAFor the circuit below, you are given that (W/L)n = (W/L)p = 2 and VDD = 3 V. At t = 0 seconds, the voltage Vin instantaneously switches from 0 V to 3 V, which turns transistor M1 on. This will cause the voltage VQ across the capacitor to decay. (note: prior to t = 0 seconds, the circuit is in a static condition so VQ = VDD). Use the following parameters: kn′ = 1 mA/V2, kp′ = 0.5 mA/V2, |Vt| = 1 V for both PMOS and NMOS. What is the current through the capacitor at t = 0? 4 mA 2 mA 10 mA 30 mA In the circuit above, what is the current through the capacitor when VQ = 1.5 V? 1.875 mA 0.9375 mA 3.75 mA 7.5 mA

Image text
For the circuit below, you are given that ( W / L ) n = ( W / L ) p = 2 and V D D = 3 V . At t = 0 seconds, the voltage Vin instantaneously switches from 0 V to 3 V , which turns transistor M1 on. This will cause the voltage VQ across the capacitor to decay. (note: prior to t = 0 seconds, the circuit is in a static condition so VQ = V DD ). Use the following parameters: kn ′ = 1 mA / V 2 , kp ′ = 0.5 mA / V 2 , | Vt | = 1 V for both PMOS and NMOS.
What is the current through the capacitor at t = 0 ? 4mA 2 mA 10 mA 30 mA
In the circuit above, what is the current through the capacitor when VQ = 1.5 V ? 1.875 mA 0.9375 mA 3.75 mA 7.5 mA

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

The circuit below shows the relevant portion of an SRAM circuit during a write operation, you are given that W1 = 1.2 μm, W2 = 1 μm, and L1 = L2 = Lmin. At t = 0 seconds, the voltage vw instantaneously switches from 0 V to 3 V, which turns transistor Q2 on causing the voltage, vQ, to decrease. (note Q1 is a p-channel and Q2 is an n-channel MOSFET) a) (10 pts) Use the method of average currents to estimate the time it takes for vQ to decrease from 3 V to 1 V. b) (10 pts) Calculate the minimum value of vQ after vw is switched.
Solution
0 0

For the amplifier below, following design information is provided: VDD = 3.3 V, R = 2.4 kΩ, ISS = 1.8 mA, k1 = k2 = 5 mA/V2, VTH,1 = VTH,2 = 0.5 V, λ = 0.1 V−1, γ = 0, ki′ = μ0Cox, ki = μ0 Cox(W L)i. Assume that both transistors are identical and in the saturation region. Finally, NMOS and PMOS bulk terminals are connected to the ground and VDD, respectively. a) What is the DC bias voltage for M1 and M2 given that the voltage drop across ISS is 0.4 V ? You can neglect the channel length modulation, here. Check that the transistors are in the correct operation-mode. b) The resistors will be realized using identical PMOS transistors M3 and M4. If the transistors to be used will have k3 = k4 = 1.5 mA/V2, what will be their overdrive voltages? Check that the transistors are in the correct operation-mode. c) What is the differential voltage gain AV,diff = Vout/Vid in dB ? d) ISS will be realized as a cascode current source. Assume that the voltage drop of 0.4 V is equally shared by the two transistors, M5 and M6 having k5′ = k6′ = 0.5 mA/V2 and VTH, 5 = VTH, 6 = 0.5 V. Assuming the gate voltages of both transistors are 1 V, find the W/L ratios of each device. Once again, you can neglect the channel length modulation here. e) Considering (d), how would the W/L ratios qualitatively change (increase/decrease/stays the same), if γ > 0 ? Explain your reasoning analytically, i. e. , using appropriate equations. f) Using the cascode current source, calculate the common-mode gain of the circuit AV, CM = Vout /Vin in dB, where Vin . s applied to the gates of both M1 and M2. Assume λ = 0.1 V−1 for M5 and M6. g) Calculate the CMRR of the circuit in dB.
Solution
0 0

For the SRAM read operation sub-circuit below the gate length for both transistors is Lmin . The gate width of the access transistor Qa is 3 μm For t < 0 seconds, vB is pre-charged to VDD, vW = 0 V and therefore vQ = 0 V. At t = 0 seconds, VW is switched to VDD (note: since γ = 0 V1/2, there is no body effect). a. (10) What is the gate width of the pull-down transistor, Qn if the maximum value reached by vQ for t > 0 seconds is the n-channel threshold voltage, Vt0. b. (10) Which time below is the nearest estimate of the time it takes for vQ to reach its maximum value, Vt0 (hint: use the method of average currents). circle one i. 5 ps ii. 50 ps iii. 500 ps iv. 5 ns c. (10) Which time below is the nearest estimate of the time it takes for vB to drop 200 mV below VDD (hint: most of the time occurs after vQ reaches its maximum voltage). circle one i. 30 ps ii. 300 ps iii. 3 ns iv. 30 ns technology parameters VDD = 3 Vkn′ = 2 mA/V2 kp, = 0.5 mA/V2 γ = 0.0 V1 /2 2ф. = 0.6 Vλ = 0 V−1 Lmin = 0.5 μmWmin = 0.5 μm|Vto| = 1 V for both n and p channels ( 30 points)
Solution
0 0