Question

Notify Me Bookmark

For the circuit given below, C and X are 2 inputs which cause the device to operate in 2 different functions with input C as the selector. Given that I = XQ¯ + CX + C¯X¯Q, when C = 0, the device operates as ; when C = 1, the device operates as Please choose one: a) OT flip-flop; D flip flop

For the circuit given below, C and X are 2 inputs which cause the device to operate in 2 different functions with input C as the selector. Given that I = XQ¯ + CX + C¯X¯Q, when C = 0, the device operates as ; when C = 1, the device operates as Please choose one: a) OT flip-flop; D flip flop

Image text
For the circuit given below, C and X are 2 inputs which cause the device to operate in 2 different functions with input C as the selector. Given that I = X Q ¯ + C X + C ¯ X ¯ Q , when C = 0 , the device operates as ; when C = 1 , the device operates as Please choose one: a) OT flip-flop; D flip flop

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

For a circuit with output, W = AQ1¯+A¯BQ2, and flip-flop inputs, D1 = A and ¯D2 = A+B, where A, B are the external inputs, D1 and D2 are the inputs of D flip flops Q1 and Q2 are the outputs of the D flip flops. If T flip-flops are used to replace the D flip-flops, what will be the inputs of T flip flops? Please choose one: a) T1 = A¯Q1+BQ1+AB¯Q1¯, T2 = A¯B¯Q2+BQ2¯ b) 0 T1 = A¯Q1+BQ1+AB¯Q1¯, T2 = A¯B¯Q2+AQ2¯+BQ2¯ c) 0 T1 = A¯+BQ1+AB¯Q1¯, T2 = A¯B¯Q2+AQ2¯+BQ2¯ d) O T T1 = A¯Q1+BQ1+AB¯Q1¯, T2 = A¯Q2+AQ2¯+BQ2¯
Solution
0 0

P R O B LEM II. 6 a) Express F¯ in a simplified sum-of-products form given that F = AB¯+CD¯. b) Implement the logic function F = AB¯+CD¯ with an NMOS digital logic circuit that obeys the static discipline defined by the low-level and high-level logic thresholds VIL = VOL = VL and VIH = VOH = VH, respectively. Assume the supply voltage is VS, and that the on-state resistance of the NMOS transistors is RON. Determine the lowest value of the pull-up resistor RPU for which the circuit will obey the static discipline in terms of RON, VS, VL, and VH; not all variables need appear in your answer. c) Implement the logic function F = AB¯+CD¯ with a CMOS digital logic circuit. (Hint: make use of the result from part (a). ) d) Suppose that the NMOS and CMOS circuits above drive a capacitance CL. Assume that the on-state resistance of both the PMOS and NMOS transistors is RON. For both the NMOS and CMOS circuits determine the worst-case output rise time. For the purpose of this problem, assume that the worst-case output rise time is the time the output takes to go from 0 V to VH. Sketch the form of the output for both the NMOS and the CMOS circuit. e) Suppose that the inputs are arranged such that B = 1, C = 0, and D = 1, and that a 0−V to 5−V square-wave signal is applied to the input A. Assume the square wave cycle time is T, and that T is large enough so that the output comes close to its steady state value for both falling and rising transitions. Under these conditions, compute the power consumed by the CMOS and NMOS circuits when driving the capacitance CL load.
Solution
0 0

For the circuit below, VCC = 20 V, VBE1 = VBE2 = 0.8 V, β = 300, VT = 25 mV, VA = ∞, R1 = 230 kΩ, R2 = 120 kΩ, RC1 = 12 kΩ, RC2 = 6 kΩ, RE1 = 500 Ω, RE2 = 3 kΩ, and RE3 = 4.5 kΩ are given. C∞s are very large coupling/bypass capacitors. a. Find the operating collector currents of T1 and T2. Neglect the base currents and assume α = 1. b. Find the value of RL1 such that the second stage output has symmetric clipping property. Assume VCEsat = 1.5 V. c. What is the voltage gain of the amplifier in dB ? d. Now, assume that the amplifier should drive a load of RL2 = 270 Ω. For this purpose, the circuit on the right is coupled to the node X in the multi-stage amplifier. Explain why this circuit has been preferred. a. Find the value of IDC given that kn,T3 = 30 mA/V2 and λ = 0, such that the voltage gain of the newly-added stage is AV, T3 = 0.9. Assume that T3 operates in the saturation region.
Solution
0 0