Question

Notify Me Bookmark

For the circuit of Fig. 2, we want to have Iout = Iin. Using Nodal analysis, find the required value of RS as a function of Iin. Assume (W/L)M4 = 4(W/L)M3. Figure 2: Tail Current

For the circuit of Fig. 2, we want to have Iout = Iin. Using Nodal analysis, find the required value of RS as a function of Iin. Assume (W/L)M4 = 4(W/L)M3. Figure 2: Tail Current

Image text
For the circuit of Fig. 2, we want to have I o u t = I i n . Using Nodal analysis, find the required value of R S as a function of I i n . Assume ( W L ) M 4 = 4 ( W L ) M 3 . Figure 2: Tail Current

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

a) Assuming we can control the VIN between 0.5 V and 2.5 V, find the maximum value for resistor R as a function of VIN for the NMOS to stay in saturation. Note: The pullup resistor R is preferred to be large, a bit too large, and we go into the linear region of operation. b) Assume we want to keep the VOUT at 1.5 V, and ID at 200 uA. What should be the values for bias voltage VIN and resistor R? c) Based on part (b) values, find the maximum and minimum values for VOUT and VIN so that the NMOS stays in saturation. d) Based on part (b) values, find open circuit small signal gain, AV. Hint: Need to find values for gm and g0 first. For the following NMOS amplifier (driving load RL ) with the following parameters: Vdd = 2.5v Vbs = 0 RL = 10 k Vt0 = 0.5v lambda = 0.11v-1 W/L = 10 unCox = 200.0 uA/V2 Suppose the load resistor, RL, is not connected (open circuit):

Solution
1 0

The circuit in Figure 1 is a level shift circuit. It achieves a DC level shift between the input and the output. The value of this shift is determined by the current I0. Assume Xd = 0, y = 0.4, 2|φf| = 0.6 V, VT0 = 0.43 V, kn = 115 μA/V2 and λ = 0. a. Suppose we want the nominal level shift between Vi and Vo to be 0.6 V in the circuit in Figure 1-a. Neglecting the body effect, calculate the width of M2 to provide this level shift (Hint: first relate Vi to Vo in terms of Io). b. Now assume that an ideal current source replaces M2 (Figure 1-b). The NMOS transistor M1 experiences a shift in VT due to the body effect. Find VT as a function of V0 for V0 ranging from 0 to 2.5 V with 0.5 V intervals. Plot VT Vs. Vo c. Plot Vo vs. Vi as Vo varies from 0 to 2.5 V with 0.5 V intervals. Plot two curves: one neglecting the body effect and one accounting for it. How does the body effect influence the operation of the level converter? d. At Vo (with body effect) = 2.5 V , find Vo (ideal) and thus determine the maximum error introduced by the body effect. (a) (b) Figure 1 - NMOS Level Shifter
Solution
0 0

Current Mirrors (35 points) This problem introduces current mirrors, which will be covered in more details in future lectures. Consider the circuit shown below (Figure 2). (W/L)1 = 1, (W/L)2 = 5, Rref = 50 kΩ, ignore channel length modulation unless otherwise stated. Assume L1 = L2 = 1 μm. Figure 2 a) (5 points) Assume RL = 10 kΩ. Calculate IL, the current flowing through RL. What is the current mirroring ratio ( IL over Iref , where Iref is the current through Rref )? We want the current mirror to provide a load-independent current as much as possible, so check that M2 is in saturation. b) (5 points) Determine the maximum RL and minimum VOut such that the current mirror still functions with the same current mirroring ratio you calculated in part a). Hint: for the current mirror to function as desired, transistor saturation should be maintained. c) (5 points) Channel length modulation introduces load-dependent errors in the mirroring ratio. Using λ = 0.1 V−1 for L = 1 μm, estimate the percentage error in the mirroring ratio. Here, set RL to its maximum value you got in part b ), and assume that we want the same IL as in parts a) and b). Hint: what should be the new VX and Iref ? d) (4 points) Compute the output resistance, Rout, , looking into the drain of M2. Use λ = 0.1 V−1 and assume the same IL as in parts a) through c). e) (5 points) Now consider redesigning the previous current mirror with source-degenerated transistors as shown in Figure 3. Ignore channel length modulation and body effect ( Assume bulk is tied to source). Transistor sizes remain the same, (WL)1 = 1 and (WL)2 = 5. This circuit has been designed to have the same Iref as in part a). What should the value of Rs2 be if we want the same current mirroring ratio as in a)? f) (5 points) Similarly to part b, determine the maximum RL and minimum VOut such that the current mirror still functions with the same current mirroring ratio as in part e). g) (4 points) Now compute the output resistance, Rout , looking into the drain of M2 (using λ = 0.1 V−1 ). Assume IL as used in parts e) and f ). h) (2 points) Comparing the minimum output voltage and the output resistance of these two current mirrors, comment on the advantages and disadvantages of using source degeneration in a current mirror. Figure 3 Current Mirrors (35 points) This problem introduces current mirrors, which will be covered in more details in future lectures. Consider the circuit shown below (Figure 2). (W/L)1 = 1, (W/L)2 = 5, Rref = 50 kΩ, ignore channel length modulation unless otherwise stated. Assume L1 = L2 = 1 μm. Figure 2 a) (5 points) Assume RL = 10 kΩ. Calculate IL, the current flowing through RL. What is the current mirroring ratio ( IL over Iref , where Iref is the current through Rref )? We want the current mirror to provide a load-independent current as much as possible, so check that M2 is in saturation. b) (5 points) Determine the maximum RL and minimum VOut such that the current mirror still functions with the same current mirroring ratio you calculated in part a). Hint: for the current mirror to function as desired, transistor saturation should be maintained. c) (5 points) Channel length modulation introduces load-dependent errors in the mirroring ratio. Using λ = 0.1 V−1 for L = 1 μm, estimate the percentage error in the mirroring ratio. Here, set RL to its maximum value you got in part b ), and assume that we want the same IL as in parts a) and b). Hint: what should be the new VX and Iref ? d) (4 points) Compute the output resistance, Rout, , looking into the drain of M2. Use λ = 0.1 V−1 and assume the same IL as in parts a) through c). e) (5 points) Now consider redesigning the previous current mirror with source-degenerated transistors as shown in Figure 3. Ignore channel length modulation and body effect ( Assume bulk is tied to source). Transistor sizes remain the same, (WL)1 = 1 and (WL)2 = 5. This circuit has been designed to have the same Iref as in part a). What should the value of Rs2 be if we want the same current mirroring ratio as in a)? f) (5 points) Similarly to part b, determine the maximum RL and minimum VOut such that the current mirror still functions with the same current mirroring ratio as in part e). g) (4 points) Now compute the output resistance, Rout , looking into the drain of M2 (using λ = 0.1 V−1 ). Assume IL as used in parts e) and f ). h) (2 points) Comparing the minimum output voltage and the output resistance of these two current mirrors, comment on the advantages and disadvantages of using source degeneration in a current mirror. Figure 3

Solution
0 0