Question

Notify Me Bookmark

For the circuit shown below, the NMOS transistor has Vtn = 0.5 V, kn = 1 mA/V2 and λn = 0, and the PMOS transistor has Vtp = −0.5 V, kp = 12.5 mA/V2, and |λp| = 0. Analyze the circuit to determine the currents in all branches and the voltages at all nodes. Note that the NMOS transistor (Q1) and its surrounding resistors are the same as the circuit you analyzed in Question 5. You may use the results found in Question 4 here.

For the circuit shown below, the NMOS transistor has Vtn = 0.5 V, kn = 1 mA/V2 and λn = 0, and the PMOS transistor has Vtp = −0.5 V, kp = 12.5 mA/V2, and |λp| = 0. Analyze the circuit to determine the currents in all branches and the voltages at all nodes. Note that the NMOS transistor (Q1) and its surrounding resistors are the same as the circuit you analyzed in Question 5. You may use the results found in Question 4 here.

Image text
For the circuit shown below, the NMOS transistor has V t n = 0.5 V , k n = 1 m A / V 2 and λ n = 0 , and the PMOS transistor has V t p = − 0.5 V , k p = 12.5 m A / V 2 , and | λ p | = 0 . Analyze the circuit to determine the currents in all branches and the voltages at all nodes. Note that the NMOS transistor ( Q l ) and its surrounding resistors are the same as the circuit you analyzed in Question 5. You may use the results found in Question 4 here.

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

In the circuits below, NMOS transistors are defined by Vtn = 1.5 V, k′n = 0.5 mA/V2, W = 1.2 μm, L = 200 nm, and λ = 0. And PMOS transistor has Vtp = −2.0 V, kp = 0.1 mA/V2, W = 1.0 μm, L = 200 nm, and λ = 0. Analyze the circuit below to find all node voltages and branch currents. Hint: First convert the input part to its Thevenin equivalent circuit.

Solution
0 0

For the amplifier below, following design information is provided: VDD = 3.3 V, R = 2.4 kΩ, ISS = 1.8 mA, k1 = k2 = 5 mA/V2, VTH,1 = VTH,2 = 0.5 V, λ = 0.1 V−1, γ = 0, ki′ = μ0Cox, ki = μ0 Cox(W L)i. Assume that both transistors are identical and in the saturation region. Finally, NMOS and PMOS bulk terminals are connected to the ground and VDD, respectively. a) What is the DC bias voltage for M1 and M2 given that the voltage drop across ISS is 0.4 V ? You can neglect the channel length modulation, here. Check that the transistors are in the correct operation-mode. b) The resistors will be realized using identical PMOS transistors M3 and M4. If the transistors to be used will have k3 = k4 = 1.5 mA/V2, what will be their overdrive voltages? Check that the transistors are in the correct operation-mode. c) What is the differential voltage gain AV,diff = Vout/Vid in dB ? d) ISS will be realized as a cascode current source. Assume that the voltage drop of 0.4 V is equally shared by the two transistors, M5 and M6 having k5′ = k6′ = 0.5 mA/V2 and VTH, 5 = VTH, 6 = 0.5 V. Assuming the gate voltages of both transistors are 1 V, find the W/L ratios of each device. Once again, you can neglect the channel length modulation here. e) Considering (d), how would the W/L ratios qualitatively change (increase/decrease/stays the same), if γ > 0 ? Explain your reasoning analytically, i. e. , using appropriate equations. f) Using the cascode current source, calculate the common-mode gain of the circuit AV, CM = Vout /Vin in dB, where Vin . s applied to the gates of both M1 and M2. Assume λ = 0.1 V−1 for M5 and M6. g) Calculate the CMRR of the circuit in dB.
Solution
0 0

In this amplifier circuit, the high and low DC voltage sources are: VDD = 5 V and VSS = −5 V respectively. Consider that all three external capacitors have high values. The PMOS transistor has a threshold voltage equal to Vt = −1 V and kp = kp′(W/L) = 0.4 mA/V2, and the NMOS transistor has a threshold voltage Vt = 1 V and a kn = kn′(W/L) = 2 mA/V2. It was shown in HW#7 that the DC drain voltage of the PMOS transistor is −0.2 V and the DC source of the NMOS transistor is −2 V. a) Perform the small signal analysis of this circuit and determine the voltage gain: AV = Vo/Vi b) Determine the input and output resistance of this amplifier Rin and Rout . c) Discuss what is the purpose of the part of the circuit between CC2 and CC3 which includes the NMOS transistor in this amplifier design. d) Determine the parameters of a simple voltage amplifier model (discussed in chapter 1) which will represent this amplifier. Note that the parameters of the simple voltage amplifier excludes any series resistance of the external source ( Vi ) (in this case it is zero anyway) and the load resistance (in this case RL = 2 kΩ ). e) Using the simple model from part (c) determine the voltage gain AV = Vo/Vi and see if it agrees with the answer of part (a). VDD
Solution
0 0