Question

Notify Me Bookmark

For the circuit shown in Fig. 1, plot Vour. Period of the clock is 20 ns. Device resistance is less than 1 kΩ for VGS > VTH. Vour is loaded with capacitance of 0.1 pF. Vdd = 2 V. [10] Fig. 1

For the circuit shown in Fig. 1, plot Vour. Period of the clock is 20 ns. Device resistance is less than 1 kΩ for VGS > VTH. Vour is loaded with capacitance of 0.1 pF. Vdd = 2 V. [10] Fig. 1

Image text
For the circuit shown in Fig. 1, plot Vour. Period of the clock is 20 ns . Device resistance is less than 1 k Ω for V G S > V T H . Vour is loaded with capacitance of 0.1 pF . Vdd=2 V. [10]
Fig. 1

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

For the circuits shown in Fig. 1, plot Vo1, Vo2, Vo3, and Vo. Period of the clock is 20 ns. Device resistance is less than 1 kΩ for VGS > VTH and VTH = 0.5 V. Vo1, Vo2, Vo3, and Vo are loaded with capacitance of 0.1 pF. Vdd = 2 V. [9+6] (a) (b)
Solution
0 0

Consider the circuit shown in Fig. 2. Vdd = 5 V and RL = 20 KΩ Assume μnCox = 100 μA/V2 and Vth = 1 V for the transistor M 2. Fig. 2 3) Find the value of VB (in V with an accuracy of two decimal places) for a small signal gain of -10 between vi and vO (refer to Fig. 2). Assume that the transistor M1 is at the junction of saturation and linear region. 1 point 4) Find the W/L of the transistor M1 for a small signal gain of -10 between vi and v0 (refer to Fig. 2). (Transistor is at junction of saturation and linear region). 1 point 5) If vi = VPsin⁡(ω0t), find VB while ensuring maximum possible VP for which M 1 remains in saturation and away from cutoff (Use Qpoint + incremental model for analysis), and ensuring a gain of -10.1 point 6) Using the same conditions given under the question Q5, find W/L of the transistor M1.1 point
Solution
0 0

a) Using small signal model of transistor including output resistance and body effect, calculate voltage gain (Vo/Vin) for three amplifiers shown in Fig.2. Assume the following small signal parameters for both NMOS and PMOS devices: gm = 1mS, ro = 20 kΩ and gmb = 0.2 gm. [2pt.] b) Assuming the dc voltage of node Vx is half of supply voltage (Vdd = 5 V) and transistors need 0.1 V headroom to operate in active region, plot output waveform when Vin = 2.5 + 0.2 Sin(ωt) applied to the input. [3 pt.] (i) (ii) (iii) Fig. 2
Solution
0 0