Question

Notify Me Bookmark

For the circuit shown, k,W/L = 2mA/V^2 for both PMOS and NMOS, |VT| = 0.8 V. ID1 = ID2 = 1.5 mA. Find the resistor values for R2 and R3 such that VD1 = 1.9 V, and VD2 = -1 V In the answer box write the value of R3 in Ohms.

For the circuit shown, k,W/L = 2mA/V^2 for both PMOS and NMOS, |VT| = 0.8 V. ID1 = ID2 = 1.5 mA. Find the resistor values for R2 and R3 such that VD1 = 1.9 V, and VD2 = -1 V In the answer box write the value of R3 in Ohms.

Image text
For the circuit shown, k,W/L = 2mA/V^2 for both PMOS and NMOS, |VT| = 0.8 V. ID1 = ID2 = 1.5 mA. Find the resistor values for R2 and R3 such that VD1 = 1.9 V, and VD2 = -1 V In the answer box write the value of R3 in Ohms.

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Answer
Doubtrix Logo

This Problem has been solved!

You'll get a detailed, step-by-step and expert verified solution.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Login Sign Up

Similar/Related Questions

For the circuit shown in Figure 2, VDD = 5 V, and transistors M1 and M2 have properties µnCox = 200µA/V2, (W/L) = 10, Vt0 = 0.7 V, and λ = 0. You may neglect the body effect below, unless you are specifically asked to consider it. Figure 2. Circuit for Problem 2. a) Draw the circuit above, and label the drain, gate, source, and bulk nodes for both transistors, using labels VD1, VG1, VS1, and VB1 for the drain, gate, source, and bulk nodes of device M1, respectively, and similarly for M2. In total, there should be 8 labels in your schematic. For this part, assume the transistors are in saturation. b) Determine the valid input range for the circuit under consideration; that is, determine the range on the input voltage Vin such that transistors M1 and M2 are operating in the saturation region. Note that, in your analysis, you are not constrained to Vin values between 0 V and VDD, inclusive; e.g., if Vin = 100 V keeps both of the transistors in saturation, then Vin = 100 V should be included in your range of valid input voltages. Your answer to this part should take the form Vin,low ≤ Vin ≤ Vin,high ; hopefully, it is obvious that you are being asked to provide numerical answers for the lower- and upper-bounds Vin,low and Vin,high , respectively. c) For the valid input range that you determined in part (b), determine the corresponding output voltage range; that is, determine Vout,low ≤ Vout ≤ Vout,high when the input is constrained to Vin,low ≤ Vin ≤ Vin,high. . As before, you should report numerical values for the lower- and upper-bounds Vout,low and Vout,high, , respectively. d) Determine the "on voltage" VON2 (or, as in the Sedra/Smith textbook, the "overdrive voltage") and drain current ID2 of transistor M2 over the range of valid input voltages. Also, determine the drain current ID1 of M1 over the valid input range. e) If you were to consider it, would any of the transistors in the circuit above be affected by the body effect? If "yes," then list the device (or, devices, as the case may be). Qualitatively speaking, how would your answers to parts (b) and (c) change if you were to take the body effect into account? Explain your reasoning.
Solution
0 0

P R O B LEM II. 6 a) Express F¯ in a simplified sum-of-products form given that F = AB¯+CD¯. b) Implement the logic function F = AB¯+CD¯ with an NMOS digital logic circuit that obeys the static discipline defined by the low-level and high-level logic thresholds VIL = VOL = VL and VIH = VOH = VH, respectively. Assume the supply voltage is VS, and that the on-state resistance of the NMOS transistors is RON. Determine the lowest value of the pull-up resistor RPU for which the circuit will obey the static discipline in terms of RON, VS, VL, and VH; not all variables need appear in your answer. c) Implement the logic function F = AB¯+CD¯ with a CMOS digital logic circuit. (Hint: make use of the result from part (a). ) d) Suppose that the NMOS and CMOS circuits above drive a capacitance CL. Assume that the on-state resistance of both the PMOS and NMOS transistors is RON. For both the NMOS and CMOS circuits determine the worst-case output rise time. For the purpose of this problem, assume that the worst-case output rise time is the time the output takes to go from 0 V to VH. Sketch the form of the output for both the NMOS and the CMOS circuit. e) Suppose that the inputs are arranged such that B = 1, C = 0, and D = 1, and that a 0−V to 5−V square-wave signal is applied to the input A. Assume the square wave cycle time is T, and that T is large enough so that the output comes close to its steady state value for both falling and rising transitions. Under these conditions, compute the power consumed by the CMOS and NMOS circuits when driving the capacitance CL load.
Solution
0 0

Consider the CMOS inverter circuit with a capacitor connected at its output as shown below. Here Kn′ = 2 mA/V2 and VTn = 1.5 V, Kp′ = 1 mA/V2 and VTp = −0.5 V, all MOSFETs have L = 1 μm, and remember that K = K′(W/L). For a MOSFET in triode, use the S-R model with RON = 1 /K(|VGS| − |VT| ) (works for both nFET and pFET). a) Design Wp and Wn such that the overall circuit threshold, VTH, occurs at VDD/2 as shown in the graph. Here you can assume that at the threshold point VIN = VOUT = VTH. Use the smallest integer values you can for Wp and Wn, assuming the minimum width allowed is 1 μm. b) When VIN = VDD, draw the equivalent circuit. What is the time constant? c) When VIN = 0, draw the equivalent circuit. What is the time constant? d) Based on your answers from (b) and (c), which transition do you expect to be fastest: when vOUT transitions from VDD to 0 V, or when vOUT transitions from 0 V to VDD ? Why?
Solution
0 0