Question

Notify Me Bookmark

For the current-mirror circuit shown on the left hand side, please answer the following questions. All the respective sizes of the transistors are given in the figure. Assume that Vtn = 1 V, kn = 5 mA/V2 for a unit size of NMOS which is (W/L). a) Find the value of Vg and lout. b) What is the required bias voltage Vb in order to maximize the output voltage swing? What is the minimum output voltage? c) Find the value of Rout. (Assume that VA = 50 V for NMOS)

For the current-mirror circuit shown on the left hand side, please answer the following questions. All the respective sizes of the transistors are given in the figure. Assume that Vtn = 1 V, kn = 5 mA/V2 for a unit size of NMOS which is (W/L). a) Find the value of Vg and lout. b) What is the required bias voltage Vb in order to maximize the output voltage swing? What is the minimum output voltage? c) Find the value of Rout. (Assume that VA = 50 V for NMOS)

Image text
For the current-mirror circuit shown on the left hand side, please answer the following questions. All the respective sizes of the transistors are given in the figure. Assume that Vtn = 1 V, kn = 5 mA/V2 for a unit size of NMOS which is (W/L). a) Find the value of Vg and lout. b) What is the required bias voltage Vb in order to maximize the output voltage swing? What is the minimum output voltage? c) Find the value of Rout. (Assume that VA = 50 V for NMOS)

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Answer
Doubtrix Logo

This Problem has been solved!

You'll get a detailed, step-by-step and expert verified solution.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Login Sign Up

Similar/Related Questions

Cascode Stage. Design a Cascode amplifier shown in figure below to achieve a gain of 1600. Assume VDD = 1 V, Vth = 0.3 V, λn = 0.2 V−1, γ = 0, μnCox = 100 μA/V2, I1 = 1 mA, gmro ≫ 1. a) Find bias point (VGS−Vth of transistors) to achieve the target gain such that we achieve maximum swing at Vout. b) Find W/L for each transistor. c) Calculate optimal Vb and VIN DC bias to maximize output swing. What is this maximum/minimum voltage levels at the output? What is the maximum swing? d) Notice you must generate a specific Vb externally to maximize the swing. If a lazy designer decides to connect Vb to VDD instead, what would be the swing in this case? e) To realize the current source load, we will use a PMOS active load. For PMOS, use the same parameters with λp = 0.2 V−1, μpCox = 50 μA/V2. Assume the bias current will remain at 1mA, find the new gain value. What would be the W/L for PMOS if we want to have a VOD(VGS−Vth) of 0.1V for this device. f) Repeat part (e) for a PMOS load with 2L gate length. g) It seems like making the PMOS load very large (large W) is beneficial to reduce VOD and consequently improving the voltage swing. What do you think is the drawback?
Solution
0 0

For the amplifier circuit in Figure Q3, Vpo = 5 V, R1 = R2 = 500 kΩ, and CC is a large capacitor (open for DC analyms, short for small-signal analysis). The transistors are characterized by the following parameters: Vtn = |Vtp| = 1 V, kn = kp, = 2 mA/V2, and VAn = |VAp| = 10 V. Please answer the following questions. (a) Find the current flowing through the transistors. Ignore channel length modulation for this part. (b) What is the DC gain of the amplifier? (c) What is the input impedance of the amplifier? (d) What is the output impedance of the amplifier? Figure Q3
Solution
0 0

For the amplifier below, following design information is provided: VDD = 3.3 V, R = 2.4 kΩ, ISS = 1.8 mA, k1 = k2 = 5 mA/V2, VTH,1 = VTH,2 = 0.5 V, λ = 0.1 V−1, γ = 0, ki′ = μ0Cox, ki = μ0 Cox(W L)i. Assume that both transistors are identical and in the saturation region. Finally, NMOS and PMOS bulk terminals are connected to the ground and VDD, respectively. a) What is the DC bias voltage for M1 and M2 given that the voltage drop across ISS is 0.4 V ? You can neglect the channel length modulation, here. Check that the transistors are in the correct operation-mode. b) The resistors will be realized using identical PMOS transistors M3 and M4. If the transistors to be used will have k3 = k4 = 1.5 mA/V2, what will be their overdrive voltages? Check that the transistors are in the correct operation-mode. c) What is the differential voltage gain AV,diff = Vout/Vid in dB ? d) ISS will be realized as a cascode current source. Assume that the voltage drop of 0.4 V is equally shared by the two transistors, M5 and M6 having k5′ = k6′ = 0.5 mA/V2 and VTH, 5 = VTH, 6 = 0.5 V. Assuming the gate voltages of both transistors are 1 V, find the W/L ratios of each device. Once again, you can neglect the channel length modulation here. e) Considering (d), how would the W/L ratios qualitatively change (increase/decrease/stays the same), if γ > 0 ? Explain your reasoning analytically, i. e. , using appropriate equations. f) Using the cascode current source, calculate the common-mode gain of the circuit AV, CM = Vout /Vin in dB, where Vin . s applied to the gates of both M1 and M2. Assume λ = 0.1 V−1 for M5 and M6. g) Calculate the CMRR of the circuit in dB.
Solution
0 0