Question

Notify Me Bookmark

For the current source shown below, assume that transistors M1 and M2 are matched. For both PMOS transistors VTP = −1 V and Kp1 = Kp2 = 0.3 mA/V2 Also take λp = 0( take lambda = 0). Find the output current IQ Choose the answer closest to what you have found! V− = −12 V 0.887 mA 0.787 mA 0.587 mA 1.2 mA 2.4 mA

For the current source shown below, assume that transistors M1 and M2 are matched. For both PMOS transistors VTP = −1 V and Kp1 = Kp2 = 0.3 mA/V2 Also take λp = 0( take lambda = 0). Find the output current IQ Choose the answer closest to what you have found! V− = −12 V 0.887 mA 0.787 mA 0.587 mA 1.2 mA 2.4 mA

Image text
For the current source shown below, assume that transistors M1 and M2 are matched. For both PMOS transistors V T P = − 1 V and K p 1 = K p 2 = 0.3 m A / V 2 Also take λ p = 0 ( take lambda=0). Find the output current I Q
Choose the answer closest to what you have found!
V − = − 12 V
0.887 m A 0.787 m A 0.587 m A 1.2 m A 2.4 m A

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

For the circuit shown in Figure 2, VDD = 5 V, and transistors M1 and M2 have properties µnCox = 200µA/V2, (W/L) = 10, Vt0 = 0.7 V, and λ = 0. You may neglect the body effect below, unless you are specifically asked to consider it. Figure 2. Circuit for Problem 2. a) Draw the circuit above, and label the drain, gate, source, and bulk nodes for both transistors, using labels VD1, VG1, VS1, and VB1 for the drain, gate, source, and bulk nodes of device M1, respectively, and similarly for M2. In total, there should be 8 labels in your schematic. For this part, assume the transistors are in saturation. b) Determine the valid input range for the circuit under consideration; that is, determine the range on the input voltage Vin such that transistors M1 and M2 are operating in the saturation region. Note that, in your analysis, you are not constrained to Vin values between 0 V and VDD, inclusive; e.g., if Vin = 100 V keeps both of the transistors in saturation, then Vin = 100 V should be included in your range of valid input voltages. Your answer to this part should take the form Vin,low ≤ Vin ≤ Vin,high ; hopefully, it is obvious that you are being asked to provide numerical answers for the lower- and upper-bounds Vin,low and Vin,high , respectively. c) For the valid input range that you determined in part (b), determine the corresponding output voltage range; that is, determine Vout,low ≤ Vout ≤ Vout,high when the input is constrained to Vin,low ≤ Vin ≤ Vin,high. . As before, you should report numerical values for the lower- and upper-bounds Vout,low and Vout,high, , respectively. d) Determine the "on voltage" VON2 (or, as in the Sedra/Smith textbook, the "overdrive voltage") and drain current ID2 of transistor M2 over the range of valid input voltages. Also, determine the drain current ID1 of M1 over the valid input range. e) If you were to consider it, would any of the transistors in the circuit above be affected by the body effect? If "yes," then list the device (or, devices, as the case may be). Qualitatively speaking, how would your answers to parts (b) and (c) change if you were to take the body effect into account? Explain your reasoning.
Solution
0 0

For the amplifier below, following design information is provided: VDD = 3.3 V, R = 2.4 kΩ, ISS = 1.8 mA, k1 = k2 = 5 mA/V2, VTH,1 = VTH,2 = 0.5 V, λ = 0.1 V−1, γ = 0, ki′ = μ0Cox, ki = μ0 Cox(W L)i. Assume that both transistors are identical and in the saturation region. Finally, NMOS and PMOS bulk terminals are connected to the ground and VDD, respectively. a) What is the DC bias voltage for M1 and M2 given that the voltage drop across ISS is 0.4 V ? You can neglect the channel length modulation, here. Check that the transistors are in the correct operation-mode. b) The resistors will be realized using identical PMOS transistors M3 and M4. If the transistors to be used will have k3 = k4 = 1.5 mA/V2, what will be their overdrive voltages? Check that the transistors are in the correct operation-mode. c) What is the differential voltage gain AV,diff = Vout/Vid in dB ? d) ISS will be realized as a cascode current source. Assume that the voltage drop of 0.4 V is equally shared by the two transistors, M5 and M6 having k5′ = k6′ = 0.5 mA/V2 and VTH, 5 = VTH, 6 = 0.5 V. Assuming the gate voltages of both transistors are 1 V, find the W/L ratios of each device. Once again, you can neglect the channel length modulation here. e) Considering (d), how would the W/L ratios qualitatively change (increase/decrease/stays the same), if γ > 0 ? Explain your reasoning analytically, i. e. , using appropriate equations. f) Using the cascode current source, calculate the common-mode gain of the circuit AV, CM = Vout /Vin in dB, where Vin . s applied to the gates of both M1 and M2. Assume λ = 0.1 V−1 for M5 and M6. g) Calculate the CMRR of the circuit in dB.
Solution
0 0

a. For the circuit shown below, show a clean and labeled small signal equivalent circuit and derive the expression for vo/vb, (vb is the small signal voltage at the base node) vo/vsig, Rin and Rout. (b) This is the design part. The specifications are as follows: The required gain vo/vb = −120 V/V, Ic = 1 mA. and the require voltage swing at the output is ±3 V around the DC value of the output. (Hint: Do not use the generic design rule. You should be able to find the DC voltages at the collector and emitter from the specifications). Assume Vcc = 8 V. For this design assume VA = ∞ (this makes ro = ∞), V T (Thermal Voltage) = 25 mV, VBE = 0.7 V, VCEsat = 0.3 V and β = ∞. Find the values of RC, RE, RB1, and RB2. (c) If the β = 100 instead of the design value, find the new Ic. Now assuming VA = 50 V find vo/vsig, Rout and RIN. For this part assume Rsig = 10 kΩ. Punt: If you could not answer (b), use RC = 3 kΩ, RE = 2 kΩ, RB1 = 50 kΩ, and RG2 = 30 kΩ (d) Run a transient simulation of the designed circuit in Multisim. Use the same BJT used in the lab simulation. Show the input voltage v sig and output voltage v o on the same plot. Choose vsig to be at 1 kHz and 10 mV peak sinusoidal. Compare with calculated value of the gain in part c.
Solution
0 0