Question

Notify Me Bookmark

For the differential amplifier given, we have a gm mismatch for the two transistors. Suppose that the gm1 and gm2 are given as below: gm1 = gm + 12 Δgm gm2 = gm − 12 Δgm State what is the effect of this mismatch in common-mode gain and in CMRR for both single-ended and differential input. To increase the CMRR(differential output) what would you chose to double the RSS or to halve the mismatch Δgm.

For the differential amplifier given, we have a gm mismatch for the two transistors. Suppose that the gm1 and gm2 are given as below: gm1 = gm + 12 Δgm gm2 = gm − 12 Δgm State what is the effect of this mismatch in common-mode gain and in CMRR for both single-ended and differential input. To increase the CMRR(differential output) what would you chose to double the RSS or to halve the mismatch Δgm.

Image text
For the differential amplifier given, we have a g m mismatch for the two transistors. Suppose that the g m 1 and g m 2 are given as below:
g m 1 = g m + 1 2 Δ g m g m 2 = g m − 1 2 Δ g m
State what is the effect of this mismatch in common-mode gain and in CMRR for both singleended and differential input.
To increase the CMRR(differential output) what would you chose to double the R S S or to halve the mismatch Δ g m .

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

All transistors are in the saturation region; the transconductances of M1, M2, M3 and M4 are gml1, gm2, gm3 and gm4, respectively; the output resistances of M1, M2, M3 and M4 are ro1, ro2, ro3, and ro4, respectively. Also, gm1 = gm2 and ro1 = r02 ≫ RD. The tail current source of this differential amplifier is implemented in the cascode structure (M3 and M4), and the load resistors have a very small amount of mismatch, ΔRD. Hint: the output impedance the current source should be the same as the output impedance of a cascode amplifier. (a) Derive the expression of the differential-mode gain, Ad = (v0+−vo−)/vd. (b) Derive the expression of the common-mode gain, Ac = ∣vo+−Vo−∣/∣vc∣. (c) Derive the expression of the common-mode rejection ratio, CMRR = ∣Ad∣/∣Ac∣, for this differential amplifier.
Solution
0 0

For the amplifier below, following design information is provided: VDD = 3.3 V, R = 2.4 kΩ, ISS = 1.8 mA, k1 = k2 = 5 mA/V2, VTH,1 = VTH,2 = 0.5 V, λ = 0.1 V−1, γ = 0, ki′ = μ0Cox, ki = μ0 Cox(W L)i. Assume that both transistors are identical and in the saturation region. Finally, NMOS and PMOS bulk terminals are connected to the ground and VDD, respectively. a) What is the DC bias voltage for M1 and M2 given that the voltage drop across ISS is 0.4 V ? You can neglect the channel length modulation, here. Check that the transistors are in the correct operation-mode. b) The resistors will be realized using identical PMOS transistors M3 and M4. If the transistors to be used will have k3 = k4 = 1.5 mA/V2, what will be their overdrive voltages? Check that the transistors are in the correct operation-mode. c) What is the differential voltage gain AV,diff = Vout/Vid in dB ? d) ISS will be realized as a cascode current source. Assume that the voltage drop of 0.4 V is equally shared by the two transistors, M5 and M6 having k5′ = k6′ = 0.5 mA/V2 and VTH, 5 = VTH, 6 = 0.5 V. Assuming the gate voltages of both transistors are 1 V, find the W/L ratios of each device. Once again, you can neglect the channel length modulation here. e) Considering (d), how would the W/L ratios qualitatively change (increase/decrease/stays the same), if γ > 0 ? Explain your reasoning analytically, i. e. , using appropriate equations. f) Using the cascode current source, calculate the common-mode gain of the circuit AV, CM = Vout /Vin in dB, where Vin . s applied to the gates of both M1 and M2. Assume λ = 0.1 V−1 for M5 and M6. g) Calculate the CMRR of the circuit in dB.
Solution
0 0

Figure Q2 shows a BJT differential amplifier stage that uses a tail resistor, RO, to provide a bias current, IQ. Transistor parameters are VBE(on) = 0.7 V, β = 100, and VA = ∞. Also, Vcc = 15 V, −VEE = −15 V, RO = 56 kΩ, and RC = 15 kΩ. Figure Q2: Differential Amplifier (a) To calculate the transistor Q-points, what are the values you would assume for vB1 and vB2 ? (b) Determine the bias currents, IC1 and IC2, of the amplifier. (c) For a single-sided output, determine the differential-mode voltage gain (Ad), the commonmode voltage gain (Acm), the differential input impedance (Rid), the common-mode input impedance (Ricm), and the common-mode rejection ratio (CMRR) in dB for the differential amplifier. Assume a signal source resistance of 50 Ω on each input. (d) Will changing RC affect the amplifier CMRR? (e) Suggest two changes to this amplifier each of which would allow the CMRR to be increased. For each, give a reason why the change would have the desired effect.

Solution
0 0