Question

Notify Me Bookmark

For the differential amplifier in the figure, what is iD1 in μA if vG1 = 0.069 V and vG2 = −0.069 V? I = 36 μA, VDD = −VSS = 1.8 V, Vtn = 373 mV, kn′ = 200 μA/V2, and (W/L) = 10. (1 decimal)

For the differential amplifier in the figure, what is iD1 in μA if vG1 = 0.069 V and vG2 = −0.069 V? I = 36 μA, VDD = −VSS = 1.8 V, Vtn = 373 mV, kn′ = 200 μA/V2, and (W/L) = 10. (1 decimal)

Image text
For the differential amplifier in the figure, what is i D 1 in μ A if v G 1 = 0.069 V and v G 2 = − 0.069 V ? I = 36 μ A , V D D = − V S S = 1.8 V , V t n = 373 mV , k n ′ = 200 μ A / V 2 , and ( W / L ) = 10 . (1 decimal)

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

The circuit below shows an MOS differential amplifier with the drain resistors RD implemented using diode-connected PMOS transistors, Q3 and 24. Let Q1 and Q2 be matched, and Q3 and 24 be matched. The transistor parameters are: µn Cox = 4.µpCox = 400 mA/V2, Vtn = |Vtpl = 0.5 V, VAn = IVApl = 60, (W/L)1,2 = 250, and (W/L)3.4 = 10. The power supplies are VDD = 6 V and Vss = -6 V. This amplifier is biased using a current sink with I = 250 µA, output resistance Rss = 25 kΩ, and the minimum voltage drop Vcs,min = 0.5 V across it. Choose all correct statements about (1) the DC output voltage Vo, (2) the highest common-mode voltage VCM,max (3) the minimum common-mode voltage VCM,min (4) the differential-mode gain Ad, and (5) the common-mode gain Vcm
Solution
0 0

Please design the differential amplifier shown in Fig. P3 to meet the following specifications: (1) Two NMOS transistors are matched: μnCox = 400 μA/V2, Vtn = 0.8 V, λn = 0.02 V−1, Wn = 4⋅Wp, L = 0.2μm. Please short the BODY to the SOURCE. (2) Two PMOS transistors are matched: μpCox = 200 μA/V2, Vtp = −0.8 V, λp = 0.04 V−1, Wp = TBD, L = 0.2 μm. Please short the BODY to the SOURCE. (3) ISS = 2 mA. (4) VS ≈ 0.3 V (5) The DC voltages of both vOP and vON ≈ 3.5 V. (6) The small-signal gain Av=(vop − von)/(vip − vin) ≈ 10. (7) The differential AC sinusoidal signal, vi = (vip−vin), has 100mV amplitude and 1kHz frequency. (8) VDD = 5 V. Design procedure: (a) Design Wp, Wn(= 4⋅Wp), VB, and RD by hand-calculations. Please round the resolution of Wp and Wn to 0.1μm. (Hint: λn and λp could be zero for your hand-calculations.) (b) Verify your design by a .OP simulation. Please report DC voltages of vS, vG, vOP and vON. (c) Verify your design by a .TRAN simulation. Please find Av and attach the waveforms of vIP, vIN, vOP, and vON in the same plot.
Solution
0 0

The two figures given above show a CMOS inverter along with its Voltage Transfer Characteristics (VTC). Assuming that VDD = 1.8 V, Vtn = -Vtp = 0.4 V, lambda_n = lambda_p = 0 V^-1, provide the values of the voltages marked on the VTC and the corresponding current (ID1 = ID2) in the table given below using the following parameters: uCox = 200 uA/V2 and (W/L) = 20/0.18
Solution
0 0