Question

Notify Me Bookmark

For the differential amplifier of next figure, find: a) The value of current I1, for a voltage gain of vout/vid = 80 V/V (1p) b) The vout range assuming that the input voltages at Q1 and Q2 gates are at 0V (0.5p) c) The maximum amplitude for the input signal for which the voltage gain is kept at 80 V/V. (0.5p) d) The frequency bandwidth of the amplifier if Cload = 1pF. If needed, consider all the parasitic capacitances associated with the transistors equal to 1fF. (0.5p) Data: ∣VT∣ = 1V; μCoxW/L = 800 μA/V2; λn,p = 0.05 V−1; Vdd = 5 V, Vss = −5 V

For the differential amplifier of next figure, find: a) The value of current I1, for a voltage gain of vout/vid = 80 V/V (1p) b) The vout range assuming that the input voltages at Q1 and Q2 gates are at 0V (0.5p) c) The maximum amplitude for the input signal for which the voltage gain is kept at 80 V/V. (0.5p) d) The frequency bandwidth of the amplifier if Cload = 1pF. If needed, consider all the parasitic capacitances associated with the transistors equal to 1fF. (0.5p) Data: ∣VT∣ = 1V; μCoxW/L = 800 μA/V2; λn,p = 0.05 V−1; Vdd = 5 V, Vss = −5 V

Image text
For the differential amplifier of next figure, find: a) The value of current I1, for a voltage gain of vout/vid = 80 V/V (1p) b) The vout range assuming that the input voltages at Q1 and Q2 gates are at 0V (0.5p) c) The maximum amplitude for the input signal for which the voltage gain is kept at 80 V/V. (0.5p) d) The frequency bandwidth of the amplifier if Cload = 1pF. If needed, consider all the parasitic capacitances associated with the transistors equal to 1fF. (0.5p) Data: ∣VT∣ = 1V; μCoxW/L = 800 μA/V2; λn,p = 0.05 V−1; Vdd = 5 V, Vss = −5 V

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

For the two-stage OTA below, assume that Iref = 50 μA and that all transistors are designed for |Veff|= 0.2 V. Assume: |Vt|= 0.5 V for all devices, Vdd = 3 V, M5 and M7 are 2X larger than M8, λ = 0.2V-1. 1. Calculate the total power consumption of this OTA. 2. Complete the table below for the small-signal parameters of all transistors. Transistors Ids Veff gm gds ro μf 3. What is the gain of this OTA in dB? 4. What is the CMRR of this OTA in dB? 5. What is the common-mode input range of the circuit? 6. What is the output swing of this OTA? 7. Assume that this OTA has parasitic capacitances C1 = C2 = 100fF, where C1 is the total shunt capacitance at output of stage 1 and C2 is the same for stage 2. What value of Cc is needed to set the gain-bandwidth product equal to the second-pole location (resulting in 45-deg phase margin)? 8. For this value of Cc, calculate the GBW (in MHz, careful of the 2π ) and slew rate (in V/us), where slew rate is defined as 9. What value of RZ is needed to set the zero location to the LHP at 1.7X the GBW value? 10. For the values you have selected in Table 1, will this OTA have any systematic offset? Why or why not?

Solution
0 0

Design the circuit in Figure 1 for maximum swing such that the reference current that flows through R1 is 2 mA, and ID1 = ID2 = 1mA. Use the ALD1101 and ALD1102 MOSFET transistors for your design. VDD = −Vss = 5 V. Report the following: 1. R 2. Vov for all transistors. 3. The required DC common mode voltage at the gates of Q1 and Q2. Design for maximum swing. 4. Ad, the differential gain. Part 2 Simulate the circuit in LTSpice. Does the simulation show the same reference current and gain as the expectations from the hand calculations? To check the gain, apply a small sine wave to Vid1 with a DC offset equal to the DC common mode signal and compare the amplitudes of the input and output waves. A suitable sine wave input would be 10mV amplitude at 1KHz.

Design the circuit in Figure 1 for maximum swing such that the reference current that flows through R1 is 2 mA, and ID1 = ID2 = 1mA. Use the ALD1101 and ALD1102 MOSFET transistors for your design. VDD = −Vss = 5 V. Report the following: 1. R 2. Vov for all transistors. 3. The required DC common mode voltage at the gates of Q1 and Q2. Design for maximum swing. 4. Ad, the differential gain. Part 2 Simulate the circuit in LTSpice. Does the simulation show the same reference current and gain as the expectations from the hand calculations? To check the gain, apply a small sine wave to Vid1 with a DC offset equal to the DC common mode signal and compare the amplitudes of the input and output waves. A suitable sine wave input would be 10mV amplitude at 1KHz.
Solution
1 0

Question 8. [10 marks] Design a CMOS amplifier using the configuration shown to give an input resistance of 1 MΩ and a voltage gain of at least vOUT/vIN = −5 V/V to a load resistance of 10 kΩ. Let VDD = 5 V, k′W/L = 0.5 mA/V2, |Vt| = 1, and VA = 50 V for all transistors, and assume that C → ∞. Give −VSS and R to provide the required gain. R : 5 kΩ −VSS: VSS = −3 V Figure 4: Common source amplifier.
Solution
0 0