Question

Notify Me Bookmark

For the ECL circuit in Fig. 1, the transistors exhibit VBE of 0.7 V at an emitter current I = 0.3 mA, R = 2 K, and have very high β. Find VB, VOH and VOL. VB = −1 V, VOH = −0.7 V and VOL = −1.3 V VB = −1.3 V, VOH = −0.7 V and VOL = −1.9 V VB = −1.2 V, VOH = −0.7 V and VOL = −1.7 V VB = −1.1 V, VOH = −0.7 V and VOL = −1.5 V

For the ECL circuit in Fig. 1, the transistors exhibit VBE of 0.7 V at an emitter current I = 0.3 mA, R = 2 K, and have very high β. Find VB, VOH and VOL. VB = −1 V, VOH = −0.7 V and VOL = −1.3 V VB = −1.3 V, VOH = −0.7 V and VOL = −1.9 V VB = −1.2 V, VOH = −0.7 V and VOL = −1.7 V VB = −1.1 V, VOH = −0.7 V and VOL = −1.5 VFor the ECL circuit in Fig. 1, the transistors exhibit VBE of 0.7 V at an emitter current I = 0.3 mA, R = 2 K, and have very high β. Find VB, VOH and VOL. VB = −1 V, VOH = −0.7 V and VOL = −1.3 V VB = −1.3 V, VOH = −0.7 V and VOL = −1.9 V VB = −1.2 V, VOH = −0.7 V and VOL = −1.7 V VB = −1.1 V, VOH = −0.7 V and VOL = −1.5 V

Image text
For the ECL circuit in Fig. 1, the transistors exhibit V B E of 0.7 V at an emitter current I = 0.3 m A , R = 2 K , and have very high β . Find V B , V O H and V O L .
V B = − 1 V , V O H = − 0.7 V and V O L = − 1.3 V V B = − 1.3 V , V O H = − 0.7 V and V O L = − 1.9 V V B = − 1.2 V , V O H = − 0.7 V and V O L = − 1.7 V V B = − 1.1 V , V O H = − 0.7 V and V O L = − 1.5 V

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

(a) State the advantages of the CMOS inverter over the NMOS inverter. (b) Realize the following logic function using NMOS & CMOs logic gates. F = (A+B).(C+D).E (c) For a particular logic family for which the supply voltage is V+, VOL = 0.18 V+. VOH = 0.87 V+, VIL = 0.35 V+, and VIH = 0.55 V+. (i) What are the noise margins (NML and NMH)? (ii) What is the width of transition region? (iii) For a maximum noise margin of 2 V, what value of V + is required (d) If VA = 4 V, find Vout for the NMOS inverter shown in figure 5. (Given VT = 1 V and μnCox = 40 μA/V2) (e) If VA = VB = VC = 4 V, find Vout for the 3 input NAND gate shown in Figure 6. (Given VT = 1 V and μnCox = 40 μA/V2)
Solution
0 0

A logic gate noise margin parameters are: VIH = 1.6 V, VIL = 0.3 V, VOH = 1.7 V, and VOL = 0.2 V. (a) Calculate NMH. (b) Calculate NML. (c) The input voltage is down to 1.7 V and a negative 50 mV noise spike appears. What happens to the circuit fidelity? (d) The input voltage is down to 1.7 V and a negative 150 mV noise spike appears. What happens to the circuit fidelity?

Solution
0 0

5-2. A logic gate noise margin parameters are: VIH = 1.6 V, VIL = 0.3 V, VOH = 1.7 V, and VOL = 0.2 V. (a) Calculate NMH. (b) Calculate NML. (c) The input voltage is down to 1.7 V and a negative 50 mV noise spike appears. What happens to the circuit fidelity? (d) The input voltage is down to 1.7 V and a negative 150 mV noise spike appears. What happens to the circuit fidelity?
Solution
0 0