Question

Notify Me Bookmark

For the following current-mirror circuit, assume that β is very large (α = 1). a) Find the value of the current IREF. b) For what values of V (collector voltage of Q2) is I = IREF valid?

For the following current-mirror circuit, assume that β is very large (α = 1). a) Find the value of the current IREF. b) For what values of V (collector voltage of Q2) is I = IREF valid?

Image text
For the following current-mirror circuit, assume that β is very large (α = 1). a) Find the value of the current IREF. b) For what values of V (collector voltage of Q2) is I = IREF valid?

Detailed Answer

1 0

Please enter your email here. You will get email when this question is answered by our tutor.

Answer
Doubtrix Logo

This Problem has been solved!

You'll get a detailed, step-by-step and expert verified solution.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Login Sign Up
  • Student Reviews:
  • (1)

Similar/Related Questions

In the following circuits (Figs. 3 and 4), assume that |VTh|= 1Vand |ID(sat)|= 1mA when |VGS |= 3V. For problems 3a, 3b, 4a, and 4b, the transistors MUST have a drain current of 3mA (|ID|= 3mA). 3a. Design Fig. 3 circuit (i.e., Compute appropriate resistor values based on the drain current and supply values). 3b. For Fig. 3 circuit, if R1= 10 kohm, RSS = 500 ohm, and the transistor is known to be operating in the saturation region, what is the value of R2? 4a. Design Fig. 4 circuit (i.e., Compute appropriate resistor values based on the drain current and supply values). 4b. For Fig. 4 circuit, if RSS = 500 ohm, what is the largest RD value that will allow the transistor to still operate in the saturation regime? In the following circuits (Figs. 3 and 4), assume that |VTh|= 1Vand |ID(sat)|= 1mA when |VGS |= 3V. For problems 3a, 3b, 4a, and 4b, the transistors MUST have a drain current of 3mA (|ID|= 3mA). 3a. Design Fig. 3 circuit (i.e., Compute appropriate resistor values based on the drain current and supply values). 3b. For Fig. 3 circuit, if R1= 10 kohm, RSS = 500 ohm, and the transistor is known to be operating in the saturation region, what is the value of R2? 4a. Design Fig. 4 circuit (i.e., Compute appropriate resistor values based on the drain current and supply values). 4b. For Fig. 4 circuit, if RSS = 500 ohm, what is the largest RD value that will allow the transistor to still operate in the saturation regime?

Solution
1 0

For an NMOS differential pair with a common-mode voltage VCM applied, as shown in Fig. 9.2, let VDD = VSS = 1.0 V, kn' = 0.4 mA/V^2, (W/L) 1,2 = 10, Vtn = 0.4 V, I = 0.16 mA, RD = 5kohm, and neglect channel-length modulation. (a) Find VOV and V GS for each transistor. (b) For V CM =0, find VS, ID1, ID2, VD1, VD2, and VO. (c) Repeat (b) for VCM = +0.4 V. (d) Repeat (b) for VCM = -0.1 V (e) What is the highest value of VCM for which Q1 and Q2 remain in saturation? (f) If current source I requires a minimum voltage of 0.2 V to operate properly, what is the lowest value allowed for VS and hence for VCM (g) What is the input common-mode range?
Solution
7 0

a) Your job is to design the following circuit, using 2 mA of bias current and achieve a gain of at least 3.5 V/V. You realize that you can bias an amplifier using degeneration resistance using the circuit topology shown below. Calculate values for RS to get 2 mA of current, and RL to get the gain you need. For large signal calculations, you may assume lambda = 0. What is the problem with this amplifier? b) You suggest replacing the load resistance RL with a current source that has a very large output impedance, as shown below. The current source requires a headroom of at least 0.5 V. What is the gain of the amplifier? How does this fix the problem from the previous part? 1 Debugging Amplifiers Suppose you are given an NMOS transistor with the following parameters: In addition, VDD = 5 V.

a) Your job is to design the following circuit, using 2 mA of bias current and achieve a gain of at least 3.5 V/V. You realize that you can bias an amplifier using degeneration resistance using the circuit topology shown below. Calculate values for RS to get 2 mA of current, and RL to get the gain you need. For large signal calculations, you may assume lambda = 0. What is the problem with this amplifier? b) You suggest replacing the load resistance RL with a current source that has a very large output impedance, as shown below. The current source requires a headroom of at least 0.5 V. What is the gain of the amplifier? How does this fix the problem from the previous part? 1 Debugging Amplifiers Suppose you are given an NMOS transistor with the following parameters: In addition, VDD = 5 V.

a) Your job is to design the following circuit, using 2 mA of bias current and achieve a gain of at least 3.5 V/V. You realize that you can bias an amplifier using degeneration resistance using the circuit topology shown below. Calculate values for RS to get 2 mA of current, and RL to get the gain you need. For large signal calculations, you may assume lambda = 0. What is the problem with this amplifier? b) You suggest replacing the load resistance RL with a current source that has a very large output impedance, as shown below. The current source requires a headroom of at least 0.5 V. What is the gain of the amplifier? How does this fix the problem from the previous part? 1 Debugging Amplifiers Suppose you are given an NMOS transistor with the following parameters: In addition, VDD = 5 V.
Solution
1 0