For the pseudo NMOS circuit shown in Fig. 5, what is the output voltage and static power dissipation: a) if only one input is high? b) all four inputs are high? C) Compare analytically obtained results with SPICE simulations. Assume VDD = 2.5 V, Vtn = |Vtp| = 0.4 V.

For the pseudo NMOS circuit shown in Fig. 5, what is the output voltage and static power dissipation: a) if only one input is high? b) all four inputs are high? C) Compare analytically obtained results with SPICE simulations. Assume VDD = 2.5 V, Vtn = |Vtp| = 0.4 V.

Image text
  1. For the pseudo NMOS circuit shown in Fig.5, what is the output voltage and static power dissipation: a) if only one input is high? b) all four inputs are high? C) Compare analytically obtained results with SPICE simulations. Assume V D D = 2.5 V , V t n = | V t p | = 0.4 V .

Detailed Answer