Question

Notify Me Bookmark

For the same circuit as in Problem 1.13, the input voltage has a step voltage change at time 0 from 0.2 V to 0.4 V (the gate voltage remains at 1.8 V). Find its 99 percent settling time (the time it takes to settle to within 1 percent of the total voltage change). You may ignore the body effect and all capacitances except CL. Repeat the question for changing from 0.6 V to 0.8 V.

For the same circuit as in Problem 1.13, the input voltage has a step voltage change at time 0 from 0.2 V to 0.4 V (the gate voltage remains at 1.8 V). Find its 99 percent settling time (the time it takes to settle to within 1 percent of the total voltage change). You may ignore the body effect and all capacitances except CL. Repeat the question for changing from 0.6 V to 0.8 V.

For the same circuit as in Problem 1.13, the input voltage has a step voltage change at time 0 from 0.2 V to 0.4 V (the gate voltage remains at 1.8 V). Find its 99 percent settling time (the time it takes to settle to within 1 percent of the total voltage change). You may ignore the body effect and all capacitances except CL. Repeat the question for changing from 0.6 V to 0.8 V.

Image text
For the same circuit as in Problem 1.13, the input voltage has a step voltage change at time 0 from 0.2 V to 0.4 V (the gate voltage remains at 1.8 V). Find its 99 percent settling time (the time it takes to settle to within 1 percent of the total voltage change). You may ignore the body effect and all capacitances except CL. Repeat the question for changing from 0.6 V to 0.8 V.

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

In the dynamic logic circuit shown below, all the transistors have the minimum channel length, and their sizes (widths) are marked. The inverter at the output is a standard static CMOS inverter with a PMOS size of 2 and an NMOS size of 1 . For a unit-sized NMOS or PMOS transistor, the intrinsic capacitance at its drain or source terminal is CD, and the capacitance at its gate is CG. For unit-sized NMOS and PMOS transistors, their onresistances are RN and RP, respectively. CD = CG = 1 fF and RP = 2 RN = 2 kΩ. (a) Express y as a Boolean function of the inputs A, B, C and D in the evaluation phase (CLK = 1). (b) Find the capacitances at nodes y, a, b and c, respectively. (c) Let A = B = D = 1 and C = 0 and suppose nodes a, b and c are at 0 V in the pre-charge phase (CLK = 0). Estimate the time it takes for the voltage at y to decrease from VDD to VDD/2 in the evaluation phase. (d) Repeat (c) if nodes a, b and c are at VDD in the pre-charge phase. (e) If the inputs are C = 1 and A = B = D = 0 and suppose nodes a, b and c are at 0 V in the pre-charge phase. Considering the charge sharing effect, what is the voltage at node y in the evaluation phase? It is known VDD = 2.5 V, VTN = 0.5 V and the body effect of the transistors can be ignored.

Solution
0 0

For the circuit shown in Figure 2, VDD = 5 V, and transistors M1 and M2 have properties µnCox = 200µA/V2, (W/L) = 10, Vt0 = 0.7 V, and λ = 0. You may neglect the body effect below, unless you are specifically asked to consider it. Figure 2. Circuit for Problem 2. a) Draw the circuit above, and label the drain, gate, source, and bulk nodes for both transistors, using labels VD1, VG1, VS1, and VB1 for the drain, gate, source, and bulk nodes of device M1, respectively, and similarly for M2. In total, there should be 8 labels in your schematic. For this part, assume the transistors are in saturation. b) Determine the valid input range for the circuit under consideration; that is, determine the range on the input voltage Vin such that transistors M1 and M2 are operating in the saturation region. Note that, in your analysis, you are not constrained to Vin values between 0 V and VDD, inclusive; e.g., if Vin = 100 V keeps both of the transistors in saturation, then Vin = 100 V should be included in your range of valid input voltages. Your answer to this part should take the form Vin,low ≤ Vin ≤ Vin,high ; hopefully, it is obvious that you are being asked to provide numerical answers for the lower- and upper-bounds Vin,low and Vin,high , respectively. c) For the valid input range that you determined in part (b), determine the corresponding output voltage range; that is, determine Vout,low ≤ Vout ≤ Vout,high when the input is constrained to Vin,low ≤ Vin ≤ Vin,high. . As before, you should report numerical values for the lower- and upper-bounds Vout,low and Vout,high, , respectively. d) Determine the "on voltage" VON2 (or, as in the Sedra/Smith textbook, the "overdrive voltage") and drain current ID2 of transistor M2 over the range of valid input voltages. Also, determine the drain current ID1 of M1 over the valid input range. e) If you were to consider it, would any of the transistors in the circuit above be affected by the body effect? If "yes," then list the device (or, devices, as the case may be). Qualitatively speaking, how would your answers to parts (b) and (c) change if you were to take the body effect into account? Explain your reasoning.
Solution
0 0

(40 points) MOSFET Amplifiers. a. (10 points) For the MOSFET amplifier circuit shown below, draw and label a small signal equivalent circuit. In your small signal equivalent circuit, include coupling capacitors CG1, C12, and CS2 and the Cgd and Cgs of each transistor. b. (10 points) For the ampifier in part a, the current sources have a Norton resistance of 8K Ohms. The load is 5K Ohms. Find the midband voltage gain Av. For transistor M1 ro = 12KOhms ID = 2mA VGS = 0.8V For transistor M2 ro = 10KOhms ID = 1.8mA VGS = 0.7V c. For the small signal equivalent circuit shown below, find the poles of the circuit. You may use Miller's approximation. d. For a step function for the input voltage in the switching MOSFET circuit shown below, estimate the time it takes for vgs to rise to 4.8 Volts. The transistors are a CMOS pair with Cgs = 1.0 nF for the NMOS and Cgs = 0.5 nF for the PMOS. Cgd is too small to be significant for this calculation.
Solution
0 0