Question

Notify Me Bookmark

Given that the transistors have the same lambda, why is the mirror ratio not necessarily equal to 5? 2. What is the region of operation of M1? Why?

Given that the transistors have the same lambda, why is the mirror ratio not necessarily equal to 5? 2. What is the region of operation of M1? Why?

Image text
Given that the transistors have the same lambda, why is the mirror ratio not necessarily equal to 5? 2. What is the region of operation of M1? Why?

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Answer
Doubtrix Logo

This Problem has been solved!

You'll get a detailed, step-by-step and expert verified solution.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Login Sign Up

Similar/Related Questions

For the two-stage OTA below, assume that Iref = 50 μA and that all transistors are designed for |Veff|= 0.2 V. Assume: |Vt|= 0.5 V for all devices, Vdd = 3 V, M5 and M7 are 2X larger than M8, λ = 0.2V-1. 1. Calculate the total power consumption of this OTA. 2. Complete the table below for the small-signal parameters of all transistors. Transistors Ids Veff gm gds ro μf 3. What is the gain of this OTA in dB? 4. What is the CMRR of this OTA in dB? 5. What is the common-mode input range of the circuit? 6. What is the output swing of this OTA? 7. Assume that this OTA has parasitic capacitances C1 = C2 = 100fF, where C1 is the total shunt capacitance at output of stage 1 and C2 is the same for stage 2. What value of Cc is needed to set the gain-bandwidth product equal to the second-pole location (resulting in 45-deg phase margin)? 8. For this value of Cc, calculate the GBW (in MHz, careful of the 2π ) and slew rate (in V/us), where slew rate is defined as 9. What value of RZ is needed to set the zero location to the LHP at 1.7X the GBW value? 10. For the values you have selected in Table 1, will this OTA have any systematic offset? Why or why not?

Solution
0 0

In the following circuit, assume that λ = γ = 0, VDD = 3 V, |VTH| = 0.5 V, μPCox = 20 μA/V2. Furthermore, assume that vin is a small signal source and Vbias1 = 1.5 V and the DC level of Vout1 and Vout2 are all equal to 0.5 V and 1.5 V, respectively. Also, assume that the bias current of M1 is twice that of M2. (Hint: ID = 1/2μpCOX(W/L) (|VGS| − |VTH|)^2, in saturation) (1) What is the region of operation of M1 and M2? (10 points) (2) If the overall power consumption is 3 mW, find R1, R2, (W/L)1, (W/L)2. (15 points) (3) What is the small signal gain of the circuit (vout2/vin)? Assume there is no parasitic effect and gm1 = gm2 = 4/3 mV/V. (15points)
Solution
0 0

A 1 T-DRAM cell is given below where the cell node capacitance (Cs) is equal to 30 fF. The diffusion capacitance of the transistors in each cell is 0.5 fF (Cd). The metal resistance and the capacitance of the bit line are negligible. For the DRAM storing capacitance, only consider Cs. (50 pts) Vdd = 1 Vtn = 0.4 Vγ = 0 a) What is the change in bit line voltage during read-1 operation when there are N number of cells (columns) attached to the bit line? (15 pts) b) What is the maximum number of cells per bit line we can have if the bit line voltage swing during the read operation has to be at least 50 mV ? (3 pts) c) Why is the capacitor Cs connected to 0.5 Vdd and not 0 or Vdd ? ( 2 pts ) d) Assume that we have a 2 T-DRAM cell as below with 2 identical transistors. Separate signals are provided for read (RS¯) and write (WS) word lines. The bit line is pre-charged to Vdd/2 prior to read operation. Explain the operation of the memory (read0-1 and write0-1) with the values of each signal in the design. You need to explain the signals (parametric) properly to get the required points. (30 pts)

Solution
0 0