Question

Notify Me Bookmark

Given the availability of NMOS and PMOS transistors that are matched and have kn = kp = 5 mA/V2 and VAn = −VAp = 5 V, design a circuit for an NMOS common-source amplifier with a PMOS currentsource load. Operate each transistor at a dc bias current of 100 μA. What is the output resistance? 100 kΩ 25 kΩ ∞ 50 kΩ

Given the availability of NMOS and PMOS transistors that are matched and have kn = kp = 5 mA/V2 and VAn = −VAp = 5 V, design a circuit for an NMOS common-source amplifier with a PMOS currentsource load. Operate each transistor at a dc bias current of 100 μA. What is the output resistance? 100 kΩ 25 kΩ ∞ 50 kΩ

Image text
Given the availability of NMOS and PMOS transistors that are matched and have k n = k p = 5 m A / V 2 and V A n = − V A p = 5 V , design a circuit for an NMOS common-source amplifier with a PMOS currentsource load. Operate each transistor at a dc bias current of 100 μ A . What is the output resistance? 100 k Ω 25 k Ω ∞ 50 k Ω

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

For the amplifier below, following design information is provided: VDD = 3.3 V, R = 2.4 kΩ, ISS = 1.8 mA, k1 = k2 = 5 mA/V2, VTH,1 = VTH,2 = 0.5 V, λ = 0.1 V−1, γ = 0, ki′ = μ0Cox, ki = μ0 Cox(W L)i. Assume that both transistors are identical and in the saturation region. Finally, NMOS and PMOS bulk terminals are connected to the ground and VDD, respectively. a) What is the DC bias voltage for M1 and M2 given that the voltage drop across ISS is 0.4 V ? You can neglect the channel length modulation, here. Check that the transistors are in the correct operation-mode. b) The resistors will be realized using identical PMOS transistors M3 and M4. If the transistors to be used will have k3 = k4 = 1.5 mA/V2, what will be their overdrive voltages? Check that the transistors are in the correct operation-mode. c) What is the differential voltage gain AV,diff = Vout/Vid in dB ? d) ISS will be realized as a cascode current source. Assume that the voltage drop of 0.4 V is equally shared by the two transistors, M5 and M6 having k5′ = k6′ = 0.5 mA/V2 and VTH, 5 = VTH, 6 = 0.5 V. Assuming the gate voltages of both transistors are 1 V, find the W/L ratios of each device. Once again, you can neglect the channel length modulation here. e) Considering (d), how would the W/L ratios qualitatively change (increase/decrease/stays the same), if γ > 0 ? Explain your reasoning analytically, i. e. , using appropriate equations. f) Using the cascode current source, calculate the common-mode gain of the circuit AV, CM = Vout /Vin in dB, where Vin . s applied to the gates of both M1 and M2. Assume λ = 0.1 V−1 for M5 and M6. g) Calculate the CMRR of the circuit in dB.
Solution
0 0

Cascode Stage. Design a Cascode amplifier shown in figure below to achieve a gain of 1600. Assume VDD = 1 V, Vth = 0.3 V, λn = 0.2 V−1, γ = 0, μnCox = 100 μA/V2, I1 = 1 mA, gmro ≫ 1. a) Find bias point (VGS−Vth of transistors) to achieve the target gain such that we achieve maximum swing at Vout. b) Find W/L for each transistor. c) Calculate optimal Vb and VIN DC bias to maximize output swing. What is this maximum/minimum voltage levels at the output? What is the maximum swing? d) Notice you must generate a specific Vb externally to maximize the swing. If a lazy designer decides to connect Vb to VDD instead, what would be the swing in this case? e) To realize the current source load, we will use a PMOS active load. For PMOS, use the same parameters with λp = 0.2 V−1, μpCox = 50 μA/V2. Assume the bias current will remain at 1mA, find the new gain value. What would be the W/L for PMOS if we want to have a VOD(VGS−Vth) of 0.1V for this device. f) Repeat part (e) for a PMOS load with 2L gate length. g) It seems like making the PMOS load very large (large W) is beneficial to reduce VOD and consequently improving the voltage swing. What do you think is the drawback?
Solution
0 0

For the following circuit, n-MOSFET Q1 works as a common source (CS) amplifier while Q2 and Q3 work as a current mirror. These transistors are identical with Vt = 2 V, kn = μnC0 x(W/L) = 2 mA/V2, VA = 100 V, and VDD = VSS = 5 V. (5%) (a) To make sure the resistance of the current mirror is large enough, we would like to have the output resistance (for Q3)r0 = VA/ID = 100 kΩ. Please find the corresponding Rref . (15%) (b) Followed by (a), if the open-circuit gain ( Aw without Rt ) of the CS amplifier is designed to be Avo = −10. What is RD ? What are the corresponding VD and VS for Q1? (5%) (c) Followed by (b), if now the load RL is connected at the drain with a capacitor CL = 100 nF, what is the minimal RL to operate this circuit at low frequency f(L(dB) < 500 Hz. Figure 3
Solution
0 0