Question

Notify Me Bookmark

Given the circuit, assume that the transconductance curve of FETs Q1 and Q2 follows the equation: ID = IDSS(1 − VGS/4)2 where IDSS = 4×10−3 A. Answer the following questions: (a) Determine the drain current ID and drain-to-source voltage VDS for FET Q1 and Q2. (b) Determine the source resistance rs of FET Q1. (c) Consider the resistance r0 looking into the drain of FET Q2. Ideally, this resistance approaches infinity, but for this FET, it is given as 10 MΩ. Calculate the voltage gain Av = Vout Vs of the amplifier. (Rs1 = Rs2 = 2 KΩ )

Given the circuit, assume that the transconductance curve of FETs Q1 and Q2 follows the equation: ID = IDSS(1 − VGS/4)2 where IDSS = 4×10−3 A. Answer the following questions: (a) Determine the drain current ID and drain-to-source voltage VDS for FET Q1 and Q2. (b) Determine the source resistance rs of FET Q1. (c) Consider the resistance r0 looking into the drain of FET Q2. Ideally, this resistance approaches infinity, but for this FET, it is given as 10 MΩ. Calculate the voltage gain Av = Vout Vs of the amplifier. (Rs1 = Rs2 = 2 KΩ )

Image text
Given the circuit, assume that the transconductance curve of FETs Q1 and Q2 follows the equation:
I D = I D S S ( 1 − V G S 4 ) 2
where I D S S = 4 × 10 − 3 A .
Answer the following questions: (a) Determine the drain current I D and drain-to-source voltage V D S for FET Q1 and Q2. (b) Determine the source resistance r s of FET Q1. (c) Consider the resistance r 0 looking into the drain of FET Q2. Ideally, this resistance approaches infinity, but for this FET, it is given as 10 M Ω . Calculate the voltage gain A v = V out V s of the amplifier. (단 R s 1 = R s 2 = 2 K Ω )

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

Question 3 (25 marks) Figure 4 shows an amplifier with current mirror as active load. The MOSFETs have the following parameters: Vtn = −Vtp = 0.6 V, Kn′ = 200 μA/V2, Kp′ = 65 μA/V2, VA(NMOS) = 20 V, VA(PMOS) = −10 V, L = 0.4 μm and W = 10 μm. The supply voltage, VDD = 3 V and the reference current, IREF is 0.02 mA. Assume all the transistors are biased in the saturation region. Figure 4 (a) Identify the transistors forming the current mirror. [3 marks] (b) Calculate the output resistances of transistors Q1 and Q2. [6 marks] (c) Given that ID = k′(W/L)(VGS − Vt)2, calculate the gate to source voltage of Q1. [7 marks] (d) Calculate the small-signal voltage gain, vout/Vin. [9 marks]
Solution
0 0

1. (18 points total) In the circuit shown below, the PMOS transistor has Vtp = −0.8 V, VA = −28 V, and operates with VD = 3 V. Note the 22 MΩ gate resistor, which is another way to bias a CS stage, used here in addition to the current source. You may assume that any channel length modulation does not appreciably affect the DC biasing. (a) Draw the small-signal equivalent circuit for this transistor amplifier. Be sure to label the input and output voltages as well as the source, gate and drain locations on the schematic. Calculate all parameters/component values used in your equivalent circuit that were not given in the problem. (6 points) (b) What is the input resistance of the amplifier? What is the output resistance? (6 points) (c) What is the voltage gain Av = vo/vi? How much does your calculation change if you assume RG → ∞? (6 points)
Solution
0 0

[MOSFET Circuits] Consider the MOSFET circuit as shown below. R = 1kΩ, kn’ = 1 mA/V2 and Vtn = 0.3 V for both Q1 and Q2, W/L = 0.5μm/0.1μm for Q1, W/L = 1μm/0.1μm for Q2, λ = 0 and vSB = 0. (a) Calculate the voltage at the drain terminal of Q1. (b) What is the ratio of iD1 to iD2, where iD1 is the drain current for Q1 and iD2 is the drain current for Q2. Hint: This circuit is called the "current mirror" circuit, where the ratio of iD1 to iD2 is a fixed number, determined by W1, W2, L1 and L2, as long as both transistors are biased in saturation mode. (c) What is the maximum value of R2 so that Q2 remains in saturation mode?
Solution
0 0