Question

Notify Me Bookmark

Given two pMOS transistors with Vt = -0.4 V connected in series with the source of one at 2 V and the drain of the other open. If Vg of both transistors are at 1 V, what voltage will be at the open drain?

Given two pMOS transistors with Vt = -0.4 V connected in series with the source of one at 2 V and the drain of the other open. If Vg of both transistors are at 1 V, what voltage will be at the open drain?

Image text
Given two pMOS transistors with Vt = -0.4 V connected in series with the source of one at 2 V and the drain of the other open. If Vg of both transistors are at 1 V, what voltage will be at the open drain?

Detailed Answer

1 0

Please enter your email here. You will get email when this question is answered by our tutor.

Answer
Doubtrix Logo

This Problem has been solved!

You'll get a detailed, step-by-step and expert verified solution.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Login Sign Up
  • Student Reviews:
  • (1)
  • Correct answers (1)
  • Complete solution (1)
  • Step-by-step solution (1)
  • Fully explained (1)

Similar/Related Questions

Given two pMOS transistors with Vt = -0.4 V connected in series with the source of one at 1.3 V and the drain of the other open. If Vg of both transistors are at 1 V, what voltage will be at the open drain?
Solution
1 0

Using the parameters given below, calculate the current through two nMOS transistors in series (see Figure P3.11), when the drain of the top transistor is tied to VDD, the source of the bottom transistor is tied to VSS = 0 and their gates are tied to VDD. The substrate is also tied to VSS = 0 V. Assume that W/L = 10 for both transistors. k’ = 25 µA/V2 VT0 = 1.0 V γ = 0.39 V1/2 |2ΦF| = 0.6 V Hint: The solution requires several iterations, and the body effect on threshold voltage has to be taken into account. Start with the KCL equation
Solution
2 0

In this amplifier circuit, the high and low DC voltage sources are: VDD = 5 V and VSS = −5 V respectively. Consider that all three external capacitors have high values. The PMOS transistor has a threshold voltage equal to Vt = −1 V and kp = kp′(W/L) = 0.4 mA/V2, and the NMOS transistor has a threshold voltage Vt = 1 V and a kn = kn′(W/L) = 2 mA/V2. It was shown in HW#7 that the DC drain voltage of the PMOS transistor is −0.2 V and the DC source of the NMOS transistor is −2 V. a) Perform the small signal analysis of this circuit and determine the voltage gain: AV = Vo/Vi b) Determine the input and output resistance of this amplifier Rin and Rout . c) Discuss what is the purpose of the part of the circuit between CC2 and CC3 which includes the NMOS transistor in this amplifier design. d) Determine the parameters of a simple voltage amplifier model (discussed in chapter 1) which will represent this amplifier. Note that the parameters of the simple voltage amplifier excludes any series resistance of the external source ( Vi ) (in this case it is zero anyway) and the load resistance (in this case RL = 2 kΩ ). e) Using the simple model from part (c) determine the voltage gain AV = Vo/Vi and see if it agrees with the answer of part (a). VDD
Solution
0 0