Question

Notify Me Bookmark

Glenn wants to design a very high gain amplifier while keeping high input resistance but the maximum value of resistors that he has available are of 100 MΩ. He choose following topology for designing high gain amplifiers while keeping high input resistance. a) Design the circuit for Glenn such that input resistance is 10 MΩ and gain of the amplifier is 120 V/V. b) Explain why this topology is better than simple non-inverting amplifier in terms of limitations of input resistance and gain. What caused this circuit to have high input resistance as well as high gain. (Hint: Current through R4 adds up with current from R3)

Glenn wants to design a very high gain amplifier while keeping high input resistance but the maximum value of resistors that he has available are of 100 MΩ. He choose following topology for designing high gain amplifiers while keeping high input resistance. a) Design the circuit for Glenn such that input resistance is 10 MΩ and gain of the amplifier is 120 V/V. b) Explain why this topology is better than simple non-inverting amplifier in terms of limitations of input resistance and gain. What caused this circuit to have high input resistance as well as high gain. (Hint: Current through R4 adds up with current from R3)

Image text
Glenn wants to design a very high gain amplifier while keeping high input resistance but the maximum value of resistors that he has available are of 100 M Ω . He choose following topology for designing high gain amplifiers while keeping high input resistance. a) Design the circuit for Glenn such that input resistance is 10 M Ω and gain of the amplifier is 120V/V. b) Explain why this topology is better than simple non-inverting amplifier in terms of limitations of input resistance and gain. What caused this circuit to have high input resistance as well as high gain. (Hint: Current through R4 adds up with current from R3)

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

Figure 1 shows a single stage common source MOSFET amplifier circuit. We wish to design the circuit to meet the following design specifications: Load Resistance: RL = 100 KΩ Input Resistance: Ri > 200 KΩ Mid-band Gain: Gv = Vo/Vi = −50 ± 20% Supply Voltage: +15 Volts Circuit Capacitors: CG = 10μF; CS = 47μF; CD = 10μF Figure 1. Common Source MOSFET Amplifier Pre-lab: (a) Design the amplifier to meet the specifications above by choosing values for resistors R1, R2, RD and RS. Begin your design by choosing an appropriate value for the bias current ID. If ID ≈ 0.3 mA, assume VT ≈ 1.7 V, Kn ≈ 0.02 A/V2 and VA = 100 V(λ = 0.01 V−1). Find the small signal approximation of the input resistance Rin where Rin = R1∥R2 Find the small signal approximation of the output resistance Ro, where Ro is given as Ro = RD∥RL∥ro. The small signal mid-band gain of the amplifier is given by Gv = −gmRo where gm = 2knID = kn(VGS−VT) Once you choose ID the DC biasing of the transistor can be found using simple rules of thumb. The voltage VG should be approximately equal to VDD/3 > VT. For maximum symmetry, VD should be biased at the midpoint between VD(Max) and VD(Min). Clearly, the maximum VD is VDD and the minimum VD > VG−Vt. For example, if Vt = 1.7 V and VG = 1/3VDD = 5 V, then VD ≈ 9 V for maximum symmetry.

Figure 1 shows a single stage common source MOSFET amplifier circuit. We wish to design the circuit to meet the following design specifications: Load Resistance: RL = 100 KΩ Input Resistance: Ri > 200 KΩ Mid-band Gain: Gv = Vo/Vi = −50 ± 20% Supply Voltage: +15 Volts Circuit Capacitors: CG = 10μF; CS = 47μF; CD = 10μF Figure 1. Common Source MOSFET Amplifier Pre-lab: (a) Design the amplifier to meet the specifications above by choosing values for resistors R1, R2, RD and RS. Begin your design by choosing an appropriate value for the bias current ID. If ID ≈ 0.3 mA, assume VT ≈ 1.7 V, Kn ≈ 0.02 A/V2 and VA = 100 V(λ = 0.01 V−1). Find the small signal approximation of the input resistance Rin where Rin = R1∥R2 Find the small signal approximation of the output resistance Ro, where Ro is given as Ro = RD∥RL∥ro. The small signal mid-band gain of the amplifier is given by Gv = −gmRo where gm = 2knID = kn(VGS−VT) Once you choose ID the DC biasing of the transistor can be found using simple rules of thumb. The voltage VG should be approximately equal to VDD/3 > VT. For maximum symmetry, VD should be biased at the midpoint between VD(Max) and VD(Min). Clearly, the maximum VD is VDD and the minimum VD > VG−Vt. For example, if Vt = 1.7 V and VG = 1/3VDD = 5 V, then VD ≈ 9 V for maximum symmetry.
Solution
1 0

Consider the following amplifier operating at 300 K. The transistor M1 has μnCox = 250 μA/V2 and Vth = 0.4V. You may assume that M1 operates in saturation region and neglect its channel length modulation (λ = 0). The supply voltage VDD is 1.8V. (a) Find the expression for the input resistance (Rin) assuming that M1 has the transconductance of gm in saturation region. (b) Find the expression for the voltage gain AV=Vout /vin. (c) Explain the phase relationship between the vin and Vout signals. In other words, are they in phase or out of phase? Explain the reason why. (d) If this amplifier stage must provide an output resistance of 500 Ω, what is the maximum allowable value for ID of M1 that keeps M1 in saturation? (e) For the ID value obtained from (d), calculate the required value of W/L that makes the voltage gain Av equal to 10. (f) Calculate the maximum load capacitance (Cout ) that the amplifier can drive at its output while keeping its −3dB bandwidth above 100 MHz.
Solution
0 0

Assuming the op amp is ideal, derive an expression for the closed loop gain, G(vO/vI) of the circuit below. Use this circuit to design an inverting amplifier with a gain of 100 and an input resistance of 500 kΩ. Assume that for practical reasons you are limited to resistors less than 1 MΩ.
Solution
0 0