Question

Notify Me Bookmark

Hand calculation. For the hand calculations take VDD = 1.8 V, VnSAT = 1 V VpSAT = 1.83 V Vtn = 0.41 V, Vtp = |−0.43|, Kn = 155 uA/V2, Kp = 72.5 uA/V2, λn = λp = 0.2 V, CL = 10 fF. a) Calculation of W/L of PMOS and NMOS of the combination logic shown in Figure 1. b) Calculate the worst case TPLH and TPHL. c) Calculate the best case TPLH and TPHL. d) Calculate the dynamic power.

Hand calculation. For the hand calculations take VDD = 1.8 V, VnSAT = 1 V VpSAT = 1.83 V Vtn = 0.41 V, Vtp = |−0.43|, Kn = 155 uA/V2, Kp = 72.5 uA/V2, λn = λp = 0.2 V, CL = 10 fF. a) Calculation of W/L of PMOS and NMOS of the combination logic shown in Figure 1. b) Calculate the worst case TPLH and TPHL. c) Calculate the best case TPLH and TPHL. d) Calculate the dynamic power.

Image text
Hand calculation. For the hand calculations take V D D = 1.8 V , V n S A T = 1 V V p S A T = 1.83 V V t n = 0.41 V , V t p = | − 0.43 | , K n = 155 u A / V 2 , K p = 72.5 u A / V 2 , λ n = λ p = 0.2 V , C L = 10 f F . a) Calculation of W/L of PMOS and NMOS of the combination logic shown in Figure 1. b) Calculate the worst case T P L H and T P H L . c) Calculate the best case T P L H and T P H L . d) Calculate the dynamic power.

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

Assume that we have an inverter with VDD = 1.5 V, Kn’ = 100 uA/V2, Vtn = 0.4 V, λn = 0.1 V-1, (W/L)n = 10, Kp’ = 60uA/V2, Vtp = -0.4 V, λp = 0.2 V-1 , ( W/L)p = 17 a) Calculate VOH, VOL, and VM b) Calculate g (slope of VTC). c) Estimate VIL and VIH from g found in part b. d) Sketch a rough VTC using the parameters found in parts a through c. e) Calculate NMH and NML. f) Assuming that the load capacitance is 100 fF and using the average current technique, calculate tPLH and tPHL. g) Assuming that the load capacitance is 100 fF and using the average current technique, calculate tr and tf.
Solution
0 0

Cascode Stage. Design a Cascode amplifier shown in figure below to achieve a gain of 1600. Assume VDD = 1 V, Vth = 0.3 V, λn = 0.2 V−1, γ = 0, μnCox = 100 μA/V2, I1 = 1 mA, gmro ≫ 1. a) Find bias point (VGS−Vth of transistors) to achieve the target gain such that we achieve maximum swing at Vout. b) Find W/L for each transistor. c) Calculate optimal Vb and VIN DC bias to maximize output swing. What is this maximum/minimum voltage levels at the output? What is the maximum swing? d) Notice you must generate a specific Vb externally to maximize the swing. If a lazy designer decides to connect Vb to VDD instead, what would be the swing in this case? e) To realize the current source load, we will use a PMOS active load. For PMOS, use the same parameters with λp = 0.2 V−1, μpCox = 50 μA/V2. Assume the bias current will remain at 1mA, find the new gain value. What would be the W/L for PMOS if we want to have a VOD(VGS−Vth) of 0.1V for this device. f) Repeat part (e) for a PMOS load with 2L gate length. g) It seems like making the PMOS load very large (large W) is beneficial to reduce VOD and consequently improving the voltage swing. What do you think is the drawback?
Solution
0 0

Given VDD = 1.2 V, CL = 100 fF, and fCLK = 1.5 GHz, KN = 100 uA/V2, and VTn = 0.5 V. (Ignore channel length modulation factor) i) Draw the transistor schematic for implementing logic function F = A+BCD using static CMOS gate. ii) Size the transistors for worst-case pull-up and pull-down with respect to the following inverter shown in the figure below. iii) Compute the activity coefficient for both the output transitions (0 to 1 and 1 to 0) using a truth table. iv) Calculate the expected power dissipation. v) For the CMOS base combination circuit design in ii) determine the best case Tp(90% - 10%) using average current model.
Solution
0 0