Question

Notify Me Bookmark

If we use FET in the amplifier, we want it to work in the region. A. Active B. Saturation C. Triode D. Diode 2. If we use BJT in the amplifier, we want it to work in the region. A. Active B. Saturation C. Triode D. Diode 3. FET have three terminals. They are and 4. BJT have three terminals. They are and 5. In the picture, the transistor is called A. NMOS B. PMOS C. CMOS D. DMOS

If we use FET in the amplifier, we want it to work in the region. A. Active B. Saturation C. Triode D. Diode 2. If we use BJT in the amplifier, we want it to work in the region. A. Active B. Saturation C. Triode D. Diode 3. FET have three terminals. They are and 4. BJT have three terminals. They are and 5. In the picture, the transistor is called A. NMOS B. PMOS C. CMOS D. DMOS

Image text
If we use FET in the amplifier, we want it to work in the region. A. Active B. Saturation C. Triode D. Diode 2. If we use BJT in the amplifier, we want it to work in the region. A. Active B. Saturation C. Triode D. Diode 3. FET have three terminals. They are_ and 4. BJT have three terminals. They are and 5. In the picture, the transistor is called A. NMOS B. PMOS C. C M O S D. DMOS

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

The figure below shows a circuit that consists of two BJTs. Both transistors Q1 and Q2 are constructed with similar geometry and design parameters. The supply voltage, Vcc = 7 V, and the value of the resistor, R, is 6.3 kohm. Assume all the transistors are biased in the active region with similar current gain, B = 100, and base-emitter voltage, VBE = 0.7 V. (a) State the type of the circuit shown above. [3 marks] (b) State one disadvantage of using BJT compared to MOSFET in this application. [3 marks] (c) Determine the collector current of transistor Q2. [5 marks] (d) Determine the collector current of transistor Q1. [4 marks] (e) Explain the cause of the mismatch between the input reference current, IR, and the output current, IC1. [5 marks] (f) Suggest a circuit topology that reduces the mismatch between the input reference current and the output current. Sketch and label the suggested circuit. Use only BJTs in your proposed circuit. [5 marks]
Solution
0 0

Consider the CMOS Circuit shown below. The MOSFET parameters are kn’ = 3kp’ = 0.3 mA/V2, and VT = 0.7 V, and RX = 1 kΩ. a) Find the drain current ID = Correct Answer: .25 mA b) The region of operation of the NMOS transistor is Correct Answer: Triode, Linear c) The region of operation of the PMOS transistor is Correct Answer: Active, Saturation
Solution
0 0

Consider a DRAM cell that uses an internal capacitor of 20 fF; it is charged to 3.3 V when storing a ' 1 '. In this problem, ignore body effect. (A real transistor like the access transistor here, or pass transistors in switch logic, can turn off before you want it to because of body effect; this one stays on until the 20 fF capacitor is fully charged. ) (6-points) (a) When writing a ' 1 ', how long does it take for the voltage on the capacitor to rise to 95% of its final value? Assume that when it is on, the access transistor in the cell has an average resistance of 6 kΩ; assume that the inverter driving the bit line has an average pull-up resistance of 1 kΩ. Ignore the resistance and capacitance of the bit line itself. (In a real memory, wire parasitics play a big role!)? (b) Suppose that when reading, the bit line is first charged to 3.3 V. The bit line is a large piece of metal, and has a total capacitance of 500 fF. How far does the bit line drop in voltage if a ' 0 ' is read? (Hint: In circuits, you learned that charge on capacitors in parallel redistributes until the voltage is equal; assume enough time is given for the bit line to drop as far as it ever will. )? (c) Suppose that the leakage current from the cell, due to the reverse-biased diode and subthreshold MOSFET currents, is no more than 2 pA. If a signal loss on the capacitor of 0.5 V can be tolerated, how often must the DRAM cell be refreshed to ensure that no data is lost?

Solution
0 0