Implement the following function using nMOS and pMOS transistors. Cons

Question

Notify Me Bookmark

Implement the following function using nMOS and pMOS transistors. Consider the circuit in Figure 1 with the following parameters: tsetup = 0.25, thold = 0, tpcq = 0.75, tccq = 0.25, tpd1 = 2, tpd2 = 2, tpd3 = 1.5, tpd4 = 2.5. (a) What is the minimum value for TCLK in the given circuit? What is the latency and throughput of the circuit. (b) Guided by the concept of pipelining, draw an enhanced circuit by adding an additional 3 filp-flops (between the 4 components) to obtain an improved throughput. Compute in detail what the new value of TCLK may be, and what the corresponding latency and throughput are. Figure 1: A circuit with 4 components.

Image text

Implement the following function using nMOS and pMOS transistors.

Consider the circuit in Figure 1 with the following parameters: $t_{setup} = 0.25, t_{hold} = 0, t_{p c q} = 0.75, t_{c c q} = 0.25$ , $t_{p d}^{1} = 2, t_{p d}^{2} = 2, t_{p d}^{3} = 1.5, t_{p d}^{4} = 2.5$ . (a) What is the minimum value for $T_{C L K}$ in the given circuit? What is the latency and throughput of the circuit. (b) Guided by the concept of pipelining, draw an enhanced circuit by adding an additional 3 filp-flops (between the 4 components) to obtain an improved throughput. Compute in detail what the new value of $T_{C L K}$ may be, and what the corresponding latency and throughput are. Figure 1: A circuit with 4 components.