Question

Notify Me Bookmark

Implement the function f = x1x2 + x¯2x3 with any number of the chips referenced in Problem 7. That is, draw the components with their physical characteristics (as shown in Fig. 3) but label all their chips with their part numbers and connect pins appropriately. Don't forget VDD and GND ! Figure 3

Implement the function f = x1x2 + x¯2x3 with any number of the chips referenced in Problem 7. That is, draw the components with their physical characteristics (as shown in Fig. 3) but label all their chips with their part numbers and connect pins appropriately. Don't forget VDD and GND ! Figure 3

Image text
Implement the function f = x 1 x 2 + x ¯ 2 x 3 with any number of the chips referenced in Problem 7. That is, draw the components with their physical characteristics (as shown in Fig. 3) but label all their chips with their part numbers and connect pins appropriately. Don't forget V D D and G N D ! Figure 3

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

Consider the domino circuit in Fig.3. Assuming that all inputs of the circuit shown in Fig.3 are initially Low (0V) during the pre-charge phase and that all internal nodes are at 0V. Ignore all other parasitic capacitance except C1, C2, and C3. It is given that VDD=2.5V, Vtn0=0.5V, 2phif=0.6V and gamma=0.4V^0.5. (25pts) (a) Calculate the voltage drop on Vout (OUT node voltage) if A changes to High (2.5V) during the evaluation phase. (10pts) (Hint: Don't forget the body effect.) (b) Calculate the voltage drop on Vout (OUT node voltage) if both A and B change to High (VDD=2.5V) (5pts). (c) What is the maximum number of transistors that can be connected in series to M1 and M2 (including M1 and M2, excluding M3) if the output should not fall below 0.9V during the evaluation phase? Assume that each one of the new transistors has the same intrinsic capacitance (to ground) as M1 and M2 (C=5fF). (10pts)
Solution
1 0

A CMOS amplifier is shown in Figure 3. PMOS transistors M1 and M2 have μpCox = 60 μA/V2, Vtp = −0.4 V, |1/λp| = 100 V, W = 240 μm and L = 1.6 μm. The NMOS transistor M0 has parameters μnCox = 90 μA/V2, Vtn = 0.4 V, 1/λn = 100 V, W = 160 μm and L = 1.6 μm. VDD = 5 V and Rref = 100 kΩ. Figure 3 (i) Calculate the current flowing in the reference resistor Rref . (ii) Sketch Vo as a function of Vi, indicating the regions of operation of the transistors. (iii) Calculate the small-signal voltage gain vo/vi when M0 and M1 are biased in their saturated regions of operation. (iv) If the DC and small-signal components of Vi and Vo are denoted ViQ, VoQ and vi, vo respectively, what value of voltage ViQ is required to give ID0Q = 45 μA? To simplify the calculation, you may neglect channel length modulation effects. (v) Calculate the numerical value of the small-signal voltage gain vo/vi when ViQ has the value derived in part (iv).
Solution
0 0

A CMOS amplifier is shown in Figure 3. PMOS transistors M1 and M2 have μpCox = 60 μA/V2, Vtp = -0.4 V, |1/λp| = 100 V, W = 240 μm and L = 1.6 μm. The NMOS transistor M0 has parameters μnCox = 90 μA/V2, Vtn = 0.4 V, 1/λn = 100 V, W = 160 μm and L = 1.6 μm. VDD = 5 V and Rref = 100 kΩ. Figure 3 (i) Calculate the current flowing in the reference resistor Rref. . 30% (ii) Sketch Vo as a function of Vi, indicating the regions of operation of the transistors. 15% (iii) Calculate the small-signal voltage gain vd/vi when M0 and M1 are biased in their saturated regions of operation. 15% (iv) If the DC and small-signal components of Vi and Vo are denoted ViQ, VoQ and vi, vo respectively, what value of voltage ViQ is required to give IDOQ = 45 μA ? To simplify the calculation, you may neglect channel length modulation effects. 20% (v) Calculate the numerical value of the small-signal voltage gain vd/vi when ViQ has the value derived in part (iv). 20%
Solution
0 0