Question

Notify Me Bookmark

In the amplifier below, VTH = 0.5 V and λ = 0 for all the transistors, β1 = β3 = β5 = 2 mA/V2, β2 = β4 = β6 = 0.5 mA/V2, and VDD = 4 V. Resistors and capacitors are used for biasing purposes, and may be assumed to be very large. a. Find the operating point of the transistors. b. What is the overall small signal gain of the amplifier (vo/vi)?

In the amplifier below, VTH = 0.5 V and λ = 0 for all the transistors, β1 = β3 = β5 = 2 mA/V2, β2 = β4 = β6 = 0.5 mA/V2, and VDD = 4 V. Resistors and capacitors are used for biasing purposes, and may be assumed to be very large. a. Find the operating point of the transistors. b. What is the overall small signal gain of the amplifier (vo/vi)?

Image text
In the amplifier below, VTH = 0.5 V and λ = 0 for all the transistors, β1 = β3 = β5 = 2 mA/V2, β2 = β4 = β6 = 0.5 mA/V2, and VDD = 4 V. Resistors and capacitors are used for biasing purposes, and may be assumed to be very large. a. Find the operating point of the transistors. b. What is the overall small signal gain of the amplifier (vo/vi)?

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

For the amplifier below, following design information is provided: VDD = 3.3 V, R = 2.4 kΩ, ISS = 1.8 mA, k1 = k2 = 5 mA/V2, VTH,1 = VTH,2 = 0.5 V, λ = 0.1 V−1, γ = 0, ki′ = μ0Cox, ki = μ0 Cox(W L)i. Assume that both transistors are identical and in the saturation region. Finally, NMOS and PMOS bulk terminals are connected to the ground and VDD, respectively. a) What is the DC bias voltage for M1 and M2 given that the voltage drop across ISS is 0.4 V ? You can neglect the channel length modulation, here. Check that the transistors are in the correct operation-mode. b) The resistors will be realized using identical PMOS transistors M3 and M4. If the transistors to be used will have k3 = k4 = 1.5 mA/V2, what will be their overdrive voltages? Check that the transistors are in the correct operation-mode. c) What is the differential voltage gain AV,diff = Vout/Vid in dB ? d) ISS will be realized as a cascode current source. Assume that the voltage drop of 0.4 V is equally shared by the two transistors, M5 and M6 having k5′ = k6′ = 0.5 mA/V2 and VTH, 5 = VTH, 6 = 0.5 V. Assuming the gate voltages of both transistors are 1 V, find the W/L ratios of each device. Once again, you can neglect the channel length modulation here. e) Considering (d), how would the W/L ratios qualitatively change (increase/decrease/stays the same), if γ > 0 ? Explain your reasoning analytically, i. e. , using appropriate equations. f) Using the cascode current source, calculate the common-mode gain of the circuit AV, CM = Vout /Vin in dB, where Vin . s applied to the gates of both M1 and M2. Assume λ = 0.1 V−1 for M5 and M6. g) Calculate the CMRR of the circuit in dB.
Solution
0 0

In the following circuit, assume that λ = γ = 0, VDD = 3 V, |VTH| = 0.5 V, μPCox = 20 μA/V2. Furthermore, assume that vin is a small signal source and Vbias1 = 1.5 V and the DC level of Vout1 and Vout2 are all equal to 0.5 V and 1.5 V, respectively. Also, assume that the bias current of M1 is twice that of M2. (Hint: ID = 1/2μpCOX(W/L) (|VGS| − |VTH|)^2, in saturation) (1) What is the region of operation of M1 and M2? (10 points) (2) If the overall power consumption is 3 mW, find R1, R2, (W/L)1, (W/L)2. (15 points) (3) What is the small signal gain of the circuit (vout2/vin)? Assume there is no parasitic effect and gm1 = gm2 = 4/3 mV/V. (15points)
Solution
0 0

The following single stage differential amplifier circuit is designed for a 0.18 μm CMOS technology. Given: VDD = |VSS| = 1.5 V, |VTH| = 0.5 V, L = 0.36 μm (for all transistors), μCox = 4μCox = 400 μA/V2, and λ = 0.2 a) For a bias current of Ibias = 200 μA and over drive voltage |Vov| = 0.2 V for all transistors, determine the W/L ratios for M1, M2, M3, and M4. (10 points) b) Determine the small signal differential gain vdo/vid for this design. (10 points) Useful formulae: for n-channel MOSFET iDS = K[(vGS − VTH)vDS − 12 vDS2] triode region K = K′(WL) = μCox(WL) iDS = 12 K(vGS − VTH)2(1 + λvDS) saturation region where VA = 1 λ, and VA = VA′L, ro = 1 λID Vow = VGS − VTH overdrive voltage
Solution
0 0