Question

Notify Me Bookmark

In the circuit of Fig. 4.49, it is observed that the collector currents of Q1 andQ2 are equal if VBE1 - VBE2 = 20 mV. Determine the ratio of transistor cross section areas if the other device parameters are identical.

In the circuit of Fig. 4.49, it is observed that the collector currents of Q1 andQ2 are equal if VBE1 - VBE2 = 20 mV. Determine the ratio of transistor cross section areas if the other device parameters are identical.

Image text
In the circuit of Fig. 4.49, it is observed that the collector currents of Q1 andQ2 are equal if VBE1 - VBE2 = 20 mV. Determine the ratio of transistor cross section areas if the other device parameters are identical.

Detailed Answer

2 0

Please enter your email here. You will get email when this question is answered by our tutor.

Answer
Doubtrix Logo

This Problem has been solved!

You'll get a detailed, step-by-step and expert verified solution.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Login Sign Up
  • Student Reviews:
  • (2)
  • Correct answers (2)
  • Complete solution (2)
  • Step-by-step solution (2)
  • Fully explained (2)

Similar/Related Questions

Consider the CMOS logic circuit shown in Fig. P9.7, which is a simple domino circuit. Node X is connected to a CMOS inverter so that the output of the inverter can be directly fed to the next stage of the domino circuit. a. Explain how the voltage level at node X, after it is precharged to 1.2 V, can be affected by the charge sharing between node X and node Y if their node capacitances are the same. Express the final voltage at node X in terms of the initial voltage at node Y when the charge sharing is completed, following the full precharge operation when the gate terminal of transistor M2 is fixed at 0 V. b. Determine the ratio between device transconductance parameters, kp and kn, of the inverter to prevent any logic error due to charge sharing between nodes X and Y under all circumstances. Assume that the magnitudes of threshold voltages in the inverter are equal to 0.45 V. The use of Level 1 transistor current equations is deemed adequate.

Consider the CMOS logic circuit shown in Fig. P9.7, which is a simple domino circuit. Node X is connected to a CMOS inverter so that the output of the inverter can be directly fed to the next stage of the domino circuit. a. Explain how the voltage level at node X, after it is precharged to 1.2 V, can be affected by the charge sharing between node X and node Y if their node capacitances are the same. Express the final voltage at node X in terms of the initial voltage at node Y when the charge sharing is completed, following the full precharge operation when the gate terminal of transistor M2 is fixed at 0 V. b. Determine the ratio between device transconductance parameters, kp and kn, of the inverter to prevent any logic error due to charge sharing between nodes X and Y under all circumstances. Assume that the magnitudes of threshold voltages in the inverter are equal to 0.45 V. The use of Level 1 transistor current equations is deemed adequate.

Solution
0 0

Consider the CMOS logic circuit, which is a simple domino circuit. Node X is connected to a CMOS inverter so that the output of the inverter can be directly fed to the next stage of the domino circuit. a. Explain how the voltage level at node X, after it is precharged to 5 V, can be affected by the charge sharing between node X and node Y if their node capacitances are the same. Express the final voltage at node X in terms of the initial voltage at node Y when the charge sharing is completed, following the full precharge operation when the gate terminal of transistor M2 is fixed at 0 V. b. Determine the ratio between device transconductance parameters, kp and kn, of the inverter to prevent any logic error due to charge sharing between nodes X and Y under all circumstances. Assume that the magnitudes of threshold voltages in the inverter are equal to 0.45 V. The use of Level 1 transistor current equations is deemed adequate.

Solution
0 0

In the circuit of Fig. 1, VDD = 3 V and IREF = 100 μA. The input CM level applied to the gates of M1 and M2 is equal to 1.3 V. The device parameters are shown in table 2. You need to take source/ drain side diffusion into consideration and assume λ = γ = 0. All transistors are operated at saturation region. (40 pts) (a) Determine Vp. (b) Determine drain voltage of M3. (c) Determine IDS,M10 and ISD,M5. Figure 1 Table 2 Cox = 3.837×10-3 F/m2 For Nmos: Vth = 0.7 V2 ΦF = 0.9 V λ = 0.1 V-1 γ = 0.45 V1/2 For Pmos: Vth = -0.8 V 2ΦF = 0.8 V λ = 0.2 V-1 γ = 0.4 V1/2

In the circuit of Fig. 1, VDD = 3 V and IREF = 100 μA. The input CM level applied to the gates of M1 and M2 is equal to 1.3 V. The device parameters are shown in table 2. You need to take source/ drain side diffusion into consideration and assume λ = γ = 0. All transistors are operated at saturation region. (40 pts) (a) Determine Vp. (b) Determine drain voltage of M3. (c) Determine IDS,M10 and ISD,M5. Figure 1 Table 2 Cox = 3.837×10-3 F/m2 For Nmos: Vth = 0.7 V2 ΦF = 0.9 V λ = 0.1 V-1 γ = 0.45 V1/2 For Pmos: Vth = -0.8 V 2ΦF = 0.8 V λ = 0.2 V-1 γ = 0.4 V1/2
Solution
0 0