Question

Notify Me Bookmark

In this Dynamic N-Tree Gate, the supply voltage equals 0.9 V. If A, B = 0 during Precharge phase and both transition to '1' during Evaluate phase of the Clock, determine the voltages of X, Y and Z. What is the maximum leakage that can be tolerated assuming a cycle time of 1 ns if A, B = 0 during the evaluate phase and the logic threshold of the inverter driven by this gate is 0.7 V?

In this Dynamic N-Tree Gate, the supply voltage equals 0.9 V. If A, B = 0 during Precharge phase and both transition to '1' during Evaluate phase of the Clock, determine the voltages of X, Y and Z. What is the maximum leakage that can be tolerated assuming a cycle time of 1 ns if A, B = 0 during the evaluate phase and the logic threshold of the inverter driven by this gate is 0.7 V?

Image text
In this Dynamic N-Tree Gate, the supply voltage equals 0.9 V . If A , B = 0 during Precharge phase and both transition to ' 1 ' during Evaluate phase of the Clock, determine the voltages of X , Y and Z . What is the maximum leakage that can be tolerated assuming a cycle time of 1 n s if A , B = 0 during the evaluate phase and the logic threshold of the inverter driven by this gate is 0.7 V ?

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

A D-latch is given in the Figure 1. There are 2 identical CMOS inverters with the VTC given in Figure 2. In this system, logic '1' (high) is 1.5 V and logic '0' (low) is 0 V. For the MP transistor, constant reverse leakage current is 1 μA and subthreshold current is 250 nA. Threshold voltage of MP is VT,nmos = 0.4 V. Cx is 20 nF. Figure 1: A Dynamic Logic Circuit Figure 2: VTC of the inverters. a. What is the maximum voltage value that can be observed at Vx? b. Worst-case holding time (thold) is defined as the shortest time required for the soft-node voltage drop from its initial high value to the logic threshold value due to the leakage. Consider the VTC and calculate thold.
Solution
0 0

Given the following circuit, assuming that all inputs of the circuit shown in Figure 1 below are initially 0 during the precharge phase and that all internal nodes are at 0V: a. Calculate the voltage drop on V0, if A changes to 1 (VDD = 2.5 V) during the evaluate phase. It is given that Vtn = 0.5 V, 2φF = 0.6 V and γ = 0.4 V0.5 . Hint: Don’t forget the body effect. b. Now calculate the voltage drop on Vo if both A and B change to 1 (under the above conditions). c. What is the maximum number of transistors that can be connected in series to M1 and M2 (including M1 and M2, excluding M0 ) if the output should not fall below 0.9 V during the evaluate phase? Assume that each one of the new transistors has the same intrinsic capacitance (to ground) as M1 and M2 (C=10fF).
Solution
1 0

In the dynamic logic circuit shown below, all the transistors have the minimum channel length, and their sizes (widths) are marked. The inverter at the output is a standard static CMOS inverter with a PMOS size of 2 and an NMOS size of 1 . For a unit-sized NMOS or PMOS transistor, the intrinsic capacitance at its drain or source terminal is CD, and the capacitance at its gate is CG. For unit-sized NMOS and PMOS transistors, their onresistances are RN and RP, respectively. CD = CG = 1 fF and RP = 2 RN = 2 kΩ. (a) Express y as a Boolean function of the inputs A, B, C and D in the evaluation phase (CLK = 1). (b) Find the capacitances at nodes y, a, b and c, respectively. (c) Let A = B = D = 1 and C = 0 and suppose nodes a, b and c are at 0 V in the pre-charge phase (CLK = 0). Estimate the time it takes for the voltage at y to decrease from VDD to VDD/2 in the evaluation phase. (d) Repeat (c) if nodes a, b and c are at VDD in the pre-charge phase. (e) If the inputs are C = 1 and A = B = D = 0 and suppose nodes a, b and c are at 0 V in the pre-charge phase. Considering the charge sharing effect, what is the voltage at node y in the evaluation phase? It is known VDD = 2.5 V, VTN = 0.5 V and the body effect of the transistors can be ignored.

Solution
0 0