Question

Notify Me Bookmark

Let’s consider a static CMOS inverter. The two transistors have fixed Ln = Lp. The equivalent unit resistance of the PMOS (that is, with Wp/Lp = 1 ) is twice as large as that of the NMOS. The drain capacitances per unit W of the PMOS and NMOS are equal. Calculate the ratio Wp/Wn, that makes the propagation delays tpLH and tpHL equal to each other.

Let’s consider a static CMOS inverter. The two transistors have fixed Ln = Lp. The equivalent unit resistance of the PMOS (that is, with Wp/Lp = 1 ) is twice as large as that of the NMOS. The drain capacitances per unit W of the PMOS and NMOS are equal. Calculate the ratio Wp/Wn, that makes the propagation delays tpLH and tpHL equal to each other.

Image text
Let’s consider a static CMOS inverter. The two transistors have fixed Ln = Lp. The equivalent unit resistance of the PMOS (that is, with Wp/Lp = 1 ) is twice as large as that of the NMOS. The drain capacitances per unit W of the PMOS and NMOS are equal. Calculate the ratio Wp/Wn, that makes the propagation delays tpLH and tpHL equal to each other.

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

Let's design CMOS logistic gate F(A, B, C, D) = A+(B∙C)+D For PMOS transistors and NMOS transistors of the same size, consider a fabrication process that is four times the resistance of the PMOS transistor. Assume that all diffusion areas have no sharing. Unit inverter refers to a minimum-sized inverter that makes rise resistance (also called pullup resistance) and fall resistance (also called pulldown resistance) equal by sizing the CMOS inverter shown in the following figure with PMOS:NMOS = 4:1. (a) Draw the transistor-level schematic of CMOS logic gate F consisting of PMOS and NMOS. (b) In the worst case scenario, size the PMOS and NMOS transistors of CMOS logic gate F to have the same rise and fall resistance as unit inverter. (c) Find the logical effect gA and intrinsic delay p of CMOS logic gate F with respect to Input A.
Solution
0 0

Design a complex CMOS gate implementation of the following function: Y = A⋅(B + C)⋅D¯ a) Draw a logic circuit schematic for Y in which the Pull-Up Network (PUN) is the dual of the Pull-Down Network (PDN). Make sure to draw any necessary inverters for inputs. b) Assume that a basic matched inverter has a channel length of L = 0.25 μm, an NMOS channel width of WN = 0.5 μm and a PMOS channel width of WP = 1.0 μm, and that this sizing guarantees at least equal output current driving capability (i.e., equal high-to-low and low-to-high propagation delays). Determine the proper W/L ratios for each transistor in the complex logic gate to ensure a current driving capability at least equal to that of the basic matched inverter. Keep the W/L ratios as small as possible to minimize the gate's area. Calculate the total area of the complex CMOS circuit, including the area of the inverters for inputs.
Solution
0 0

Assumptions for all problems (unless specified otherwise, give answers to 10% ): VDD(V) VT0( V) Body effect γ(V 0.5 ) VDSAT( V) k’ (A/V 2) λ(V -1 ) NMOS 2.0 0.4 0 0.5 500×10-6 0 PMOS -0.4 0 -0.5 -200×10-6 0 1. All transistors have the minimum length (Lunit = 250 nm) 2. Ignore body effect and channel length modulation 3. A transistor's intrinsic capacitance (cap) and gate cap are equal, i.e., Cint = Cg, γ = 1 4. The unit-sized transistor has Wunit = Lunit and intrinsic cap Cint = Cg = Cdb = Csb = 1.0fF. 5. For the unit sized inverter, β = (W/L)P / (W/L N = WP/WN = 2, WN = L = 250 nm 6. The unit sized transmission gate has a resistance Req,tr = 10kΩ and all caps of 1.0fF. a) (6 pts) How does the following circuit operate? In a few words/charts, describe what it does Sketch the waveforms of nodes X and Q given the inputs shown below. Initial state of signals X and Q are unknown (mark with xxx as needed) until the impact of the input signals propagate. X Q b) (4 pts) How would you size each transistor? Match the 2:1 inverter (including the clock). Draw the sizing next to the schematic. Calculate the switch model equivalent resistance(s) (note the equation given at the front of the exam for Req, switch model capacitance(s) (based on your sizing), and worst-case propagation delay through the circuit, max(tpLH,tpLH), where output is taken from Q and inputs are IN1 and IN2. c) (4 pts) Calculate the energy consumption from the VDD power supply of this circuit for the input pattern and time duration given in the timing diagram (previous page). Ignore the energy consumption related to driving IN1, IN2, and CLK. State any assumptions you need to make to determine a numerical value.

Assumptions for all problems (unless specified otherwise, give answers to 10% ): VDD(V) VT0( V) Body effect γ(V 0.5 ) VDSAT( V) k’ (A/V 2) λ(V -1 ) NMOS 2.0 0.4 0 0.5 500×10-6 0 PMOS -0.4 0 -0.5 -200×10-6 0 1. All transistors have the minimum length (Lunit = 250 nm) 2. Ignore body effect and channel length modulation 3. A transistor's intrinsic capacitance (cap) and gate cap are equal, i.e., Cint = Cg, γ = 1 4. The unit-sized transistor has Wunit = Lunit and intrinsic cap Cint = Cg = Cdb = Csb = 1.0fF. 5. For the unit sized inverter, β = (W/L)P / (W/L N = WP/WN = 2, WN = L = 250 nm 6. The unit sized transmission gate has a resistance Req,tr = 10kΩ and all caps of 1.0fF. a) (6 pts) How does the following circuit operate? In a few words/charts, describe what it does Sketch the waveforms of nodes X and Q given the inputs shown below. Initial state of signals X and Q are unknown (mark with xxx as needed) until the impact of the input signals propagate. X Q b) (4 pts) How would you size each transistor? Match the 2:1 inverter (including the clock). Draw the sizing next to the schematic. Calculate the switch model equivalent resistance(s) (note the equation given at the front of the exam for Req, switch model capacitance(s) (based on your sizing), and worst-case propagation delay through the circuit, max(tpLH,tpLH), where output is taken from Q and inputs are IN1 and IN2. c) (4 pts) Calculate the energy consumption from the VDD power supply of this circuit for the input pattern and time duration given in the timing diagram (previous page). Ignore the energy consumption related to driving IN1, IN2, and CLK. State any assumptions you need to make to determine a numerical value.

Assumptions for all problems (unless specified otherwise, give answers to 10% ): VDD(V) VT0( V) Body effect γ(V 0.5 ) VDSAT( V) k’ (A/V 2) λ(V -1 ) NMOS 2.0 0.4 0 0.5 500×10-6 0 PMOS -0.4 0 -0.5 -200×10-6 0 1. All transistors have the minimum length (Lunit = 250 nm) 2. Ignore body effect and channel length modulation 3. A transistor's intrinsic capacitance (cap) and gate cap are equal, i.e., Cint = Cg, γ = 1 4. The unit-sized transistor has Wunit = Lunit and intrinsic cap Cint = Cg = Cdb = Csb = 1.0fF. 5. For the unit sized inverter, β = (W/L)P / (W/L N = WP/WN = 2, WN = L = 250 nm 6. The unit sized transmission gate has a resistance Req,tr = 10kΩ and all caps of 1.0fF. a) (6 pts) How does the following circuit operate? In a few words/charts, describe what it does Sketch the waveforms of nodes X and Q given the inputs shown below. Initial state of signals X and Q are unknown (mark with xxx as needed) until the impact of the input signals propagate. X Q b) (4 pts) How would you size each transistor? Match the 2:1 inverter (including the clock). Draw the sizing next to the schematic. Calculate the switch model equivalent resistance(s) (note the equation given at the front of the exam for Req, switch model capacitance(s) (based on your sizing), and worst-case propagation delay through the circuit, max(tpLH,tpLH), where output is taken from Q and inputs are IN1 and IN2. c) (4 pts) Calculate the energy consumption from the VDD power supply of this circuit for the input pattern and time duration given in the timing diagram (previous page). Ignore the energy consumption related to driving IN1, IN2, and CLK. State any assumptions you need to make to determine a numerical value.
Solution
0 0