Question

Notify Me Bookmark

NMOS devices of a 2-input NOR gate are to be sized for TPHL = 30ps and CL = 20fF. Which of the following is the best estimate of their drawn width? (a) WDR(N) = 325 nm. (b) WDR(N) = 200 nm. (c) WDR(N) = 2.00 µm. (d) WDR(N) = 112 nm. (e) WDR(N) = 1.22 µm. (f) WDR(N) = 590 nm.

NMOS devices of a 2-input NOR gate are to be sized for TPHL = 30ps and CL = 20fF. Which of the following is the best estimate of their drawn width? (a) WDR(N) = 325 nm. (b) WDR(N) = 200 nm. (c) WDR(N) = 2.00 µm. (d) WDR(N) = 112 nm. (e) WDR(N) = 1.22 µm. (f) WDR(N) = 590 nm.

Image text
NMOS devices of a 2-input NOR gate are to be sized for TPHL = 30ps and CL = 20fF. Which of the following is the best estimate of their drawn width? (a) WDR(N) = 325 nm. (b) WDR(N) = 200 nm. (c) WDR(N) = 2.00 µm. (d) WDR(N) = 112 nm. (e) WDR(N) = 1.22 µm. (f) WDR(N) = 590 nm.

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

MOSFETs of an SRAM cell are to be sized in accordance with (8.4) and (8.6). MD1 is wide enough to assume Weq ≅ W5. The target values of V1 max and Vlin are 0.35−V and 0.7−V, respectively. Assuming μN/μp = 2.41 and VDD = 1.8, assign 0.50−μm to the narrowest among W1, W3 and W5, and determine the other two. Which of the following answers matches your result best? (a) W1 = 2.35 μm, W3 = 0.50 μm, W5 = 0.90 μm (b) W1 = 0.50 μm, W3 = 1.30 μm, W5 = 0.55 μm (c) W1 = 0.90 μm, W3 = 1.80 μm, W5 = 0.50 μm (d) W1 = 0.50 μm, W3 = 0.55 μm, W5 = 1.30 μm (e) W1 = 12.0 μm, W3 = 1.20 μm, W5 = 0.50 μm (f) W1 = 3.21 μm, W3 = 0.50 μm, W5 = 1.88 μm
Solution
0 0

A NOR SR flip-flop is specified with (a) WDR(N) = 125 nm for NMOS devices and WDR(P) = 375 nm for PMOS devices, (b) 10-fF load capacitance at its Q output, and (c) 7-fF load capacitance at its Q output. 1. (3 points) Suppose that the flip-flop is initially in a hold state with Q = 1 and Q = 0. At t = 0, R steps up to logic-1. How much later does Q change its state? Now suppose that the flip-flop is initially in a hold state with Q = 0 and Q = 1. At t = 0, S steps up to logic-1. How much later does Q change its state?
Solution
0 0

(a) Determine the switching threshold (Vth) of Inverter, 2-input NAND (NAND2), 3input NAND (NAND3), 2-input NOR (NOR2), and 3-input NOR (NOR3). Use the transistor parameters given above. (10 Marks) (b) Now, we want to make Vth of the above gates identical to Vth of Inverter. Determine the new transistor sizes of the above logic gates. (10 Marks) (c) Figure 1 is designed using the above device parameters. Determine VIH, VIL, Vth, and the noise margin of the 2-input NOR gate and the inverter using the equivalent device sizes of the best case. Assume VOH is 90% of VDD and VOL is 10% of VDD. (10 Marks) (d) Explain how to make the noise margins of the above NOR2 balanced for logic ' 0 ' and ' 1 '. (10 Marks) The parameters of the pMOS and nMOS transistors are given below: pMOS Vtp = -0.6 V upCox = 200 uA/V2 (W/L)p = 5 nMOS Vtn = 0.6 V unCox = 500 uA/V2 (W/L)n = 2 VDD = 1.5 V

Solution
7 0