Question

Notify Me Bookmark

P 9.2-8 The input to the circuit shown in Figure P9.2−8 is the voltage of the voltage source, vs. The output is the capacitor voltage v2(t). Represent the circuit by a second-order differential equation that shows how the output of this circuit is related to the input for t > 0. Hint: Use the operator method.

P 9.2-8 The input to the circuit shown in Figure P9.2−8 is the voltage of the voltage source, vs. The output is the capacitor voltage v2(t). Represent the circuit by a second-order differential equation that shows how the output of this circuit is related to the input for t > 0. Hint: Use the operator method.

Image text
P 9.2-8 The input to the circuit shown in Figure P 9.2 − 8 is the voltage of the voltage source, v s . The output is the capacitor voltage v 2 ( t ) . Represent the circuit by a second-order differential equation that shows how the output of this circuit is related to the input for t > 0 .
Hint: Use the operator method.

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

QUESTION 3 This question examines large signal behaviour of transistor circuits (a) Assume that the MOSFET in Figure 3.1 is operating in saturation and is characterised by a threshold voltage, VT = 1 V. Assume that the parameter, K = 1 mA/V2 where the drain-source current in the MOSFET in saturation is given by equation (3.1). iDS(sat) = K2(vGS−VT)2 Show that the gate-source voltage, vGS, for the circuit shown in Figure 3.1 may be written in terms of the input voltage, vIN, and the output voltage vO, by equation ( 3.2 ): vGS = vINR2 R1+R2 + vOR1 R1+R2 Figure 3.1 (b) For the circuit shown in Figure 3.1, calculate the minimum possible value of output voltage, vO when vIN = 5 V assuming that the MOSFET is maintained in saturation. Assume Rl = R2 = 10 kΩ, and RL = 1 kΩ (c) For the circuit shown in Figure 3.1, determine the value of the constant voltage source, VS, if vO = 4 V when vIN = 5 V and all other circuit parameters are as descirbed in Q3, part (b).

Solution
0 0

Figure P7.33 shows a discrete-circuit amplifier. The input signal vsig is coupled to the gate through a very large capacitor (shown as infinite). The transistor source is connected to ground at signal frequencies via a very large capacitor (shown as infinite). The output voltage signal that develops at the drain is coupled to a load resistance via a very large capacitor (shown as infinite). All capacitors behave as short circuits for signals and as open circuits for dc. (a) If the transistor has Vt = 1 V, and kn = 4 mA/V2 , verify that the bias circuit establishes VGS = 1.5 V, ID = 0.5 mA, and VD = +7.0 V. That is, assume these values, and verify that they are consistent with the values of the circuit components and the device parameters. (b) Find gm and ro if VA = 100 V. (c) Draw a complete small-signal equivalent circuit for the amplifier, assuming all capacitors behave as short circuits at signal frequencies. (d) Find Rin, vgs/vsig, vo/vgs, and vo/vsig.

Figure P7.33 shows a discrete-circuit amplifier. The input signal vsig is coupled to the gate through a very large capacitor (shown as infinite). The transistor source is connected to ground at signal frequencies via a very large capacitor (shown as infinite). The output voltage signal that develops at the drain is coupled to a load resistance via a very large capacitor (shown as infinite). All capacitors behave as short circuits for signals and as open circuits for dc. (a) If the transistor has Vt = 1 V, and kn = 4 mA/V2 , verify that the bias circuit establishes VGS = 1.5 V, ID = 0.5 mA, and VD = +7.0 V. That is, assume these values, and verify that they are consistent with the values of the circuit components and the device parameters. (b) Find gm and ro if VA = 100 V. (c) Draw a complete small-signal equivalent circuit for the amplifier, assuming all capacitors behave as short circuits at signal frequencies. (d) Find Rin, vgs/vsig, vo/vgs, and vo/vsig.
Solution
3 0

b) By investigating the circuit shown in Figure Q1a, find the relationship among the gate-source voltages of transistors M1 - M3 that guarantees M1 is in saturation. Assume that the input voltage, Vin is equal to the power supply voltage, VDD. [4 Marks] c) Figure Q1b shows a combination of NMOS and PMOS current mirror circuits. Assume all the transistors are ideal and operating in saturation mode. Develop equations that show the relationships of the drain currents for transistors M1, M2, M3, and M4. [5 Marks] d) By analysing the current mirror circuit shown in Figure Q1c, plot and explain all the necessary conditions for VX and VY as a function of VDD. Assume that the transistors M1 and M2 are identical. [6 Marks] a) With aid of diagram, develop an equation for drain current, ID, based on a NMOS transistor in saturation region. [10 Marks]

Solution
1 0