Question

Notify Me Bookmark

P3-SRAM You are given the SRAM cell shown below. The relative sizing of the transistors is M2 = M4 = M5 = M6 = 1 and M1 = M3 = 2. a) Is the read operation stable? Briefly explain why or why not. b) Is the write operation stable? Briefly explain why or why not.

P3-SRAM You are given the SRAM cell shown below. The relative sizing of the transistors is M2 = M4 = M5 = M6 = 1 and M1 = M3 = 2. a) Is the read operation stable? Briefly explain why or why not. b) Is the write operation stable? Briefly explain why or why not.

Image text
P3-SRAM You are given the SRAM cell shown below. The relative sizing of the transistors is M 2 = M 4 = M 5 = M 6 = 1 and M 1 = M 3 = 2 . a) Is the read operation stable? Briefly explain why or why not. b) Is the write operation stable? Briefly explain why or why not.

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

Consider the write operation of the SRAM cell shown below. The process parameters are given in the Appendix. The two inverters have matched pull-up and pull-down driving strength. Let (W/L)1 = (W/L)3 = m, where n denotes the W/L ratio of a minimum-size device. Initially the SRAM stores a 1(Q = 1) and a 0 is being written. Ignore the body effect and the channel length modulation effect. VDD = 2.5 V. (a) Describe the setting of WL, BL and BL¯ in this operation. (4%) (b) Find the minimum required (W/L) ratio of M5 (in terms of m ) so that node Q¯ can be pulled up to VDD/2. (7%) (c) Find the minimum required (W/L) ratio of M6 (in terms of m) so that node Q can be pulled down to VDD/2. (7%) (d) Since M5 and M6 are designed to have equal W/L ratios, which of the two values found in (a) and (b) would you choose for a conservative design? (2%)
Solution
0 0

For the SRAM cell shown below, the widths of M1 and M3 are 240 nm, the widths of M2 and M4 are 120 nm, and the widths of M5 and M6 are 120 nm. For this technology, you are given that VDD = 1 V and CD = CG = 2 fF/μm. The dimensions of the cell are 3 μm×3 μm and the cell is part of 256×256 memory array. Each bitline runs in Metal 2 with 0.12 μm width and Cpp = 7 aF/μm2, Cfr = 14 aF/μm. Bitlines are pre-charged to VDD for read, and in order to speed up the read operation, they are connected to (ideal) differential sense amplifiers, which instantly evaluate the correct output once their input differential voltage is 500 mV. a) Looking at the whole memory block, calculate the read access time assuming RN = 1.5 kΩ∗μm. (Note: Assume device capacitance on internal cell nodes is negligible. ) b) How much energy is consumed by the memory for every read/precharge operation? c) Explain qualitatively how the read and write noise margins of the cell are affected if the supply of the cross-coupled pair is lowered to VDD/2, while the bitline is still precharged to VDD. (i. e. do they get better or worse and why?)
Solution
0 0

For an OPAMP with VDD = 3.3 V and input common-mode voltage (VCM) = VDD2, the MOSFET model parameters are listed in page B-9 of Appendix B on Smith's CD. (1) As shown in Fig. 1, please calculate vo vid(s) with its DC gain and pole locations, where vid = vin+ − vin−. (refer to Sections 8.5.3 and 9.7.2 in textbook). Then verify your results by PSpice with 0.5 μm CMOS model (in sedra_lib. lib). The sizes of all MOSFETs are listed below. (W/L)M1, M2 = 12 μm/0.5 μm (W/L)M5 = 2.5 μm/0.5 μm (W/L)M3, M4 = 5 μm/0.5 μm (W/L)M6 = 0.75 μm/0.5 μm

Solution
0 0