Question

Notify Me Bookmark

(P5.11) A p-channel MOSFET with a threshold voltage of Vtp = −0.7 V has its source connected to ground. i. What should the gate voltage be for the device to operate with and overdrive voltage of |VOV| = 0.4 V? ii. With the gate voltage as in (i), what is the highest voltage allowed at the drain while the device operates in the saturation region? iii. If the drain current obtained in (ii) is 0.5 mA, what would the current be for VD = −20 mV and VD = −2 V? Answers: 5.11 (a) −1.1 V; (b) −0.4 V; (c) 0.05 mA; 0.5 mA

(P5.11) A p-channel MOSFET with a threshold voltage of Vtp = −0.7 V has its source connected to ground. i. What should the gate voltage be for the device to operate with and overdrive voltage of |VOV| = 0.4 V? ii. With the gate voltage as in (i), what is the highest voltage allowed at the drain while the device operates in the saturation region? iii. If the drain current obtained in (ii) is 0.5 mA, what would the current be for VD = −20 mV and VD = −2 V? Answers: 5.11 (a) −1.1 V; (b) −0.4 V; (c) 0.05 mA; 0.5 mA

Image text
  1. (P5.11) A p-channel MOSFET with a threshold voltage of V t p = − 0.7 V has its source connected to ground. i. What should the gate voltage be for the device to operate with and overdrive voltage of | V O V | = 0.4 V ? ii. With the gate voltage as in (i), what is the highest voltage allowed at the drain while the device operates in the saturation region? iii. If the drain current obtained in (ii) is 0.5 m A , what would the current be for V D = − 20 m V and V D = − 2 V ?
Answers: 5.11 (a) − 1.1 V ; (b) − 0.4 V ; (c) 0.05 m A ; 0.5 m A

Detailed Answer

2 0

Please enter your email here. You will get email when this question is answered by our tutor.

Answer
Doubtrix Logo

This Problem has been solved!

You'll get a detailed, step-by-step and expert verified solution.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Login Sign Up
  • Student Reviews:
  • (2)
  • Correct answers (2)
  • Complete solution (2)
  • Step-by-step solution (2)
  • Fully explained (2)

Similar/Related Questions

For an NMOS differential pair with a common-mode voltage VCM applied, as shown below. Let VDD = VSS = 1.0 V, kn’ = 0.4 mA/V2, (W/L) = 12.5, Vtn = 0.5 V, I = 0.2 mA, RD = 10 kΩ, and neglect channel-length modulation. (a) Find VOV and VGS for each transistor. (b) For VCM = +0.3 V, find VS, ID1, ID2, VD1, and VD2. (c) What is the highest value of VCM for which Q1 and Q2 remain in saturation? (d) If current source / requires a minimum voltage of 0.2 V to operate properly, what is the lowest value allowed for Vs and hence for VCM ?
Solution
1 0

Figure P7.33 shows a discrete-circuit amplifier. The input signal vsig is coupled to the gate through a very large capacitor (shown as infinite). The transistor source is connected to ground at signal frequencies via a very large capacitor (shown as infinite). The output voltage signal that develops at the drain is coupled to a load resistance via a very large capacitor (shown as infinite). All capacitors behave as short circuits for signals and as open circuits for dc. (a) If the transistor has Vt = 1 V, and kn = 4 mA/V2 , verify that the bias circuit establishes VGS = 1.5 V, ID = 0.5 mA, and VD = +7.0 V. That is, assume these values, and verify that they are consistent with the values of the circuit components and the device parameters. (b) Find gm and ro if VA = 100 V. (c) Draw a complete small-signal equivalent circuit for the amplifier, assuming all capacitors behave as short circuits at signal frequencies. (d) Find Rin, vgs/vsig, vo/vgs, and vo/vsig.

Figure P7.33 shows a discrete-circuit amplifier. The input signal vsig is coupled to the gate through a very large capacitor (shown as infinite). The transistor source is connected to ground at signal frequencies via a very large capacitor (shown as infinite). The output voltage signal that develops at the drain is coupled to a load resistance via a very large capacitor (shown as infinite). All capacitors behave as short circuits for signals and as open circuits for dc. (a) If the transistor has Vt = 1 V, and kn = 4 mA/V2 , verify that the bias circuit establishes VGS = 1.5 V, ID = 0.5 mA, and VD = +7.0 V. That is, assume these values, and verify that they are consistent with the values of the circuit components and the device parameters. (b) Find gm and ro if VA = 100 V. (c) Draw a complete small-signal equivalent circuit for the amplifier, assuming all capacitors behave as short circuits at signal frequencies. (d) Find Rin, vgs/vsig, vo/vgs, and vo/vsig.
Solution
3 0

For an NMOS differential pair with a common-mode voltage VCM applied, as shown in Fig. 9.2, let VDD = VSS = 1.0 V, kn' = 0.4 mA/V^2, (W/L) 1,2 = 10, Vtn = 0.4 V, I = 0.16 mA, RD = 5kohm, and neglect channel-length modulation. (a) Find VOV and V GS for each transistor. (b) For V CM =0, find VS, ID1, ID2, VD1, VD2, and VO. (c) Repeat (b) for VCM = +0.4 V. (d) Repeat (b) for VCM = -0.1 V (e) What is the highest value of VCM for which Q1 and Q2 remain in saturation? (f) If current source I requires a minimum voltage of 0.2 V to operate properly, what is the lowest value allowed for VS and hence for VCM (g) What is the input common-mode range?
Solution
7 0